<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SDMA Event remapping for ESAI create issues with UART6 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1254671#M171844</link>
    <description>&lt;P&gt;could you please confirm, if you are using uart6 without sdma.&lt;/P&gt;
&lt;P&gt;If yes, one can try to debug it checking if uart6 clocks are enabled in&amp;nbsp;CCM_CCGR3&lt;/P&gt;
&lt;P&gt;register, UART6_UCR1 bit UARTEN.&amp;nbsp; Also please note that UART6 also can be used&lt;/P&gt;
&lt;P&gt;in M4&amp;nbsp;FreeRTOS SDK.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
    <pubDate>Wed, 31 Mar 2021 04:34:41 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2021-03-31T04:34:41Z</dc:date>
    <item>
      <title>SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251730#M171412</link>
      <description>&lt;P&gt;Hello All,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am working on i.MX6ULL and there is an issue I am facing with SDMA remapping.&lt;/P&gt;&lt;P&gt;When I am configuring the sdma remapping event as below, I am able to run the audio on ESAI channel,&lt;/P&gt;&lt;P&gt;&amp;amp;sdma {&lt;BR /&gt;gpr = &amp;lt;&amp;amp;gpr&amp;gt;;&lt;BR /&gt;/* SDMA event remap for ESAI */&lt;BR /&gt;fsl,sdma-event-remap = &amp;lt;0 14 1&amp;gt;, &amp;lt;0 15 1&amp;gt;;&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;But, I am experiencing an hang on UART6 bus.&lt;/P&gt;&lt;P&gt;Can anyone point me how the settings are causing issue on UART6?&amp;nbsp;&lt;/P&gt;&lt;P&gt;I can see the datasheet shows below register IOMUXC_GPR_GPR0 field descriptions,&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kmagi_1-1616641987358.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/140607i3C8F669B462BC3C9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kmagi_1-1616641987358.png" alt="kmagi_1-1616641987358.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Does that mean that when ESAI is run on SDMA mode, UART6 cannot be used?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Kiran&lt;/P&gt;</description>
      <pubDate>Thu, 25 Mar 2021 03:13:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251730#M171412</guid>
      <dc:creator>kmagi</dc:creator>
      <dc:date>2021-03-25T03:13:55Z</dc:date>
    </item>
    <item>
      <title>Re: SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251778#M171418</link>
      <description>&lt;P&gt;Hi Kiran&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;gt;Does that mean that when ESAI is run on SDMA mode, UART6 cannot be used?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;yes. In such case one can try to use uart without sdma (remove UART6 sdma entries in dts).&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Thu, 25 Mar 2021 04:22:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251778#M171418</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-03-25T04:22:54Z</dc:date>
    </item>
    <item>
      <title>Re: SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251789#M171421</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/37066"&gt;@igorpadykov&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;If I am removing the dts entries then ESAI is not working and hence audio doesn't work.&lt;/P&gt;&lt;P&gt;I am expecting both to work.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Kiran&lt;/P&gt;</description>
      <pubDate>Thu, 25 Mar 2021 04:17:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251789#M171421</guid>
      <dc:creator>kmagi</dc:creator>
      <dc:date>2021-03-25T04:17:10Z</dc:date>
    </item>
    <item>
      <title>Re: SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251793#M171422</link>
      <description>&lt;P&gt;Hi Kiran&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;you can use memtool and check if gpr was correctly configured&lt;/P&gt;
&lt;P&gt;&lt;A href="https://source.codeaurora.org/external/imx/imx-test/tree/test/memtool?h=imx_5.4.70_2.3.0" target="_blank"&gt;https://source.codeaurora.org/external/imx/imx-test/tree/test/memtool?h=imx_5.4.70_2.3.0&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Thu, 25 Mar 2021 04:21:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1251793#M171422</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-03-25T04:21:31Z</dc:date>
    </item>
    <item>
      <title>Re: SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1252496#M171519</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/37066"&gt;@igorpadykov&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;The ESAI configuration for using SDMA looks to be fine.&lt;/P&gt;&lt;P&gt;When I referred the documentation for sdma&amp;nbsp;@&amp;nbsp;Documentation/devicetree/bindings/sdma/fsl-imx-sdma.txt, it is stated,&lt;/P&gt;&lt;P&gt;---------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;DIV&gt;&lt;DIV&gt;If we want to use SDMA on the SAI1 port on a MX6SX:&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&amp;amp;sdma {&lt;BR /&gt;gpr = &amp;lt;&amp;amp;gpr&amp;gt;;&lt;BR /&gt;/* SDMA events remap for SAI1_RX and SAI1_TX */&lt;BR /&gt;fsl,sdma-event-remap = &amp;lt;0 15 1&amp;gt;, &amp;lt;0 16 1&amp;gt;;&lt;BR /&gt;};&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;The fsl,sdma-event-remap property in this case has two values:&lt;BR /&gt;- &amp;lt;0 15 1&amp;gt; means that the offset is 0, so GPR0 is the register of the&lt;BR /&gt;SDMA remap. Bit 15 of GPR0 selects between UART4_RX and SAI1_RX.&lt;BR /&gt;Setting bit 15 to 1 selects SAI1_RX.&lt;BR /&gt;- &amp;lt;0 16 1&amp;gt; means that the offset is 0, so GPR0 is the register of the&lt;BR /&gt;SDMA remap. Bit 16 of GPR0 selects between UART4_TX and SAI1_TX.&lt;BR /&gt;Setting bit 16 to 1 selects SAI1_TX.&lt;/DIV&gt;&lt;DIV&gt;---------------------------------------------------------------------------------------------------------------------&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Does that mean that if SDMA is used on SAI1 channel then we cannot use the UART4 for the system?&lt;/DIV&gt;&lt;DIV&gt;Similarly with iMX6ULL, usage of SDMA on ESAI channel means that we cannot use UART6 in the system?&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Regards,&lt;/DIV&gt;&lt;DIV&gt;Kiran&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Fri, 26 Mar 2021 02:49:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1252496#M171519</guid>
      <dc:creator>kmagi</dc:creator>
      <dc:date>2021-03-26T02:49:52Z</dc:date>
    </item>
    <item>
      <title>Re: SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1252568#M171532</link>
      <description>&lt;P&gt;&amp;gt;&lt;SPAN&gt;Similarly with iMX6ULL, usage of SDMA on ESAI channel means that we &lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;gt;cannot use UART6 in the system?&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;it can be used without sdma.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Best regards&lt;BR /&gt;igor&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 26 Mar 2021 04:32:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1252568#M171532</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-03-26T04:32:03Z</dc:date>
    </item>
    <item>
      <title>Re: SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1254548#M171825</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/37066"&gt;@igorpadykov&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am using SDMA on ESAI channel as I have the SDMA remapping configured for that and haven't really configured any SDMA remapping for UART6 but still the UART6 freezes when I am trying to send/receive data on UART6.&lt;/P&gt;&lt;P&gt;Please clarify why UART6 should be having an issue? Is there any default mapping already in place with the imx6ul.dtsi which may need to remove or something? Kindly advise.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Kiran&lt;/P&gt;</description>
      <pubDate>Wed, 31 Mar 2021 01:10:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1254548#M171825</guid>
      <dc:creator>kmagi</dc:creator>
      <dc:date>2021-03-31T01:10:02Z</dc:date>
    </item>
    <item>
      <title>Re: SDMA Event remapping for ESAI create issues with UART6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1254671#M171844</link>
      <description>&lt;P&gt;could you please confirm, if you are using uart6 without sdma.&lt;/P&gt;
&lt;P&gt;If yes, one can try to debug it checking if uart6 clocks are enabled in&amp;nbsp;CCM_CCGR3&lt;/P&gt;
&lt;P&gt;register, UART6_UCR1 bit UARTEN.&amp;nbsp; Also please note that UART6 also can be used&lt;/P&gt;
&lt;P&gt;in M4&amp;nbsp;FreeRTOS SDK.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Wed, 31 Mar 2021 04:34:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SDMA-Event-remapping-for-ESAI-create-issues-with-UART6/m-p/1254671#M171844</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-03-31T04:34:41Z</dc:date>
    </item>
  </channel>
</rss>

