<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 MIMX8UX5CVLFZAC</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1247282#M170990</link>
    <description>&lt;P&gt;Dear Team,&lt;/P&gt;&lt;P&gt;I am Planning to use this part one of my application based cost&amp;nbsp;cost perspective, so I have following query related to this part -MIMX8UX5CVLFZAC&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;1-This&amp;nbsp;MIMX8UX5CVLFZAC part will support 32bit DDR3 ?&amp;nbsp;&lt;/P&gt;&lt;P&gt;2-Is there any option to connect the parallel MRAM(16bit) with external memory interface ?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mohan M&lt;/P&gt;</description>
    <pubDate>Wed, 17 Mar 2021 13:44:12 GMT</pubDate>
    <dc:creator>Mohan1</dc:creator>
    <dc:date>2021-03-17T13:44:12Z</dc:date>
    <item>
      <title>MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1247282#M170990</link>
      <description>&lt;P&gt;Dear Team,&lt;/P&gt;&lt;P&gt;I am Planning to use this part one of my application based cost&amp;nbsp;cost perspective, so I have following query related to this part -MIMX8UX5CVLFZAC&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;1-This&amp;nbsp;MIMX8UX5CVLFZAC part will support 32bit DDR3 ?&amp;nbsp;&lt;/P&gt;&lt;P&gt;2-Is there any option to connect the parallel MRAM(16bit) with external memory interface ?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mohan M&lt;/P&gt;</description>
      <pubDate>Wed, 17 Mar 2021 13:44:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1247282#M170990</guid>
      <dc:creator>Mohan1</dc:creator>
      <dc:date>2021-03-17T13:44:12Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248221#M171066</link>
      <description>&lt;P&gt;Hello Mohan1,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;1. Its support to connect DDR3L could be 32 or 64 bit.&lt;/P&gt;
&lt;P&gt;2. No there is no option to connect MRAM&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Mar 2021 13:55:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248221#M171066</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2021-03-18T13:55:25Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248236#M171068</link>
      <description>&lt;P&gt;Dear Team,&lt;/P&gt;&lt;P&gt;Thanks for the reply&amp;nbsp;&lt;/P&gt;&lt;P&gt;In page no#5,8 &amp;amp;,49 mentioned liks this, The SDRAM controller will support only 16bit DDR3L &amp;amp; LPDDR4.Also there is no dedicated pin availabe in pin configuration table -Page#124.&lt;/P&gt;&lt;P&gt;"• Memory types: LPDDR4and DDR3L&lt;BR /&gt;• One channel of 16-bit memory:&lt;BR /&gt;• LPDDR4 up to 1.2 GHz&lt;BR /&gt;• DDR3L up to 933MHz "&lt;/P&gt;&lt;P&gt;I am referring the datasheet "&amp;nbsp;Document Number: IMX8DXIEC&lt;BR /&gt;Rev. 0, 05/2020" Please confirm the same.&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mohan M&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Mar 2021 14:17:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248236#M171068</guid>
      <dc:creator>Mohan1</dc:creator>
      <dc:date>2021-03-18T14:17:31Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248245#M171071</link>
      <description>&lt;P&gt;Yes, sorry is only one channel for 16bit.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Mar 2021 14:33:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248245#M171071</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2021-03-18T14:33:14Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248250#M171074</link>
      <description>&lt;P&gt;Dear Team,&lt;/P&gt;&lt;P&gt;Thank for the reply,&lt;/P&gt;&lt;P&gt;can you please let me know, Is there any alternate part with this specification&amp;amp; same cost.&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mohan M&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Mar 2021 14:47:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1248250#M171074</guid>
      <dc:creator>Mohan1</dc:creator>
      <dc:date>2021-03-18T14:47:10Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1252296#M171492</link>
      <description>&lt;P&gt;Dear team,&lt;/P&gt;&lt;P&gt;Thanks for your reply,&lt;/P&gt;&lt;P&gt;I have some additional query in below, can you please support.&lt;/P&gt;&lt;P&gt;1-&amp;nbsp;Maximum memory supported by SDRAM controller (MIMX8UX5CVLFZAC)&amp;nbsp; - DDR3L &amp;amp; DDR4&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mohan M&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 25 Mar 2021 16:09:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1252296#M171492</guid>
      <dc:creator>Mohan1</dc:creator>
      <dc:date>2021-03-25T16:09:16Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1254863#M171871</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Do you have evaluation board with&amp;nbsp;MIMX8UX5CVLFZAC-part?&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mohan M&lt;/P&gt;</description>
      <pubDate>Wed, 31 Mar 2021 08:57:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1254863#M171871</guid>
      <dc:creator>Mohan1</dc:creator>
      <dc:date>2021-03-31T08:57:13Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1256686#M172074</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;We have the EVB for the Quad version &lt;A href="https://www.nxp.com/design/development-boards/i-mx-evaluation-and-development-boards/i-mx-8quadxplus-multisensory-enablement-kit-mek:MCIMX8QXP-CPU" target="_blank"&gt;https://www.nxp.com/design/development-boards/i-mx-evaluation-and-development-boards/i-mx-8quadxplus-multisensory-enablement-kit-mek:MCIMX8QXP-CPU&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;but is works&amp;nbsp; for Dual as well.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;regards&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 05 Apr 2021 13:20:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1256686#M172074</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2021-04-05T13:20:43Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX8UX5CVLFZAC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1256720#M172077</link>
      <description>&lt;P&gt;Hello Team,&lt;/P&gt;&lt;P&gt;Thanks for the reply,&lt;/P&gt;&lt;P&gt;The Quad version board have any chip socket to replace the dualx Chip?&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have found the Dualx board part number&amp;nbsp; : MCIMX8DX-CPU but there is no stock in NXP and distributors.&amp;nbsp;&lt;A href="https://www.nxp.com/part/MCIMX8DX-CPU#/" target="_blank"&gt;MCIMX8DX-CPU Product Information|NXP&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Maximum memory supported by SDRAM controller (MIMX8UX5CVLFZAC)&amp;nbsp; - DDR3L &amp;amp; DDR4 ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Mohan M&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 05 Apr 2021 15:03:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX8UX5CVLFZAC/m-p/1256720#M172077</guid>
      <dc:creator>Mohan1</dc:creator>
      <dc:date>2021-04-05T15:03:19Z</dc:date>
    </item>
  </channel>
</rss>

