Tamper detection implementation in i.MX8X processor

puneethkumar — Tue, 16 Feb 2021 05:06:13 GMT

Dear Team,

I am planning to implement a tamper detection in my system.

Can anyone send reference where we can understand what is the difference between active & passive tamper detection.

I have planned to use only two tamper pins for the detection.

SNVS_Tamper_In & SNVS_Tamper_Out.

I will use a 3 pin header - through my enclosure i will short the Tamper in & Tamper out pins, if anyone removes the enclosure that time the connection between tamper in & tamper out pins will be removed, so that we can identify if tamper is happened.

Please let me know whether the implementation method is proper or not

Re: Tamper detection implementation in i.MX8X processor

igorpadykov — Tue, 16 Feb 2021 07:15:51 GMT

Hi puneethkumar

this information can be found in

Security Reference Manual for i.MX8DualX/8DualXPlus/8QuadXPlus Application Processors

Best regards
igor

i.MX ProcessorsのトピックRe: Tamper detection implementation in i.MX8X processor

Tamper detection implementation in i.MX8X processor

Re: Tamper detection implementation in i.MX8X processor