<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Error: failed during write leveling calibration in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1221673#M168470</link>
    <description>&lt;P&gt;this issue is fixed. The root cause is the hardware design of my board.&amp;nbsp;&lt;SPAN&gt;The power pin of the DDR chip missed the connection.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 27 Jan 2021 05:53:24 GMT</pubDate>
    <dc:creator>liqi_wu</dc:creator>
    <dc:date>2021-01-27T05:53:24Z</dc:date>
    <item>
      <title>Error: failed during write leveling calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1066213#M156695</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi,&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;We made some custom board with IMX6ULL chip and&amp;nbsp;&amp;nbsp;MT41K64M16-125 SDRAM,and encountered problems while doing ddr calibration on board by&amp;nbsp; ddr_stress_tester_v3.00. There are calibration log as follow:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;ARM Clock set to 528MHz&lt;/P&gt;&lt;P&gt;============================================&lt;BR /&gt; DDR configuration&lt;BR /&gt;DDR type is DDR3 &lt;BR /&gt;Data width: 16, bank num: 8&lt;BR /&gt;Row size: 14, col size: 10&lt;BR /&gt;Chip select CSD0 is used &lt;BR /&gt;Density per chip select: 256MB &lt;BR /&gt;============================================&lt;/P&gt;&lt;P&gt;Current Temperature: 41&lt;BR /&gt;============================================&lt;/P&gt;&lt;P&gt;DDR Freq: 396 MHz&lt;/P&gt;&lt;P&gt;ddr_mr1=0x00000000&lt;BR /&gt;Start write leveling calibration...&lt;BR /&gt;running Write level HW calibration&lt;BR /&gt; MPWLHWERR register read out for factory diagnostics: &lt;BR /&gt; &lt;STRONG&gt;MPWLHWERR PHY0 = 0x000000ff&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;HW WL cal status: no suitable delay value found for byte 1 &lt;BR /&gt;Write leveling calibration completed but failed, the following results were found:&lt;BR /&gt; MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x001F0001&lt;BR /&gt;Write DQS delay result:&lt;BR /&gt; Write DQS0 delay: 1/256 CK&lt;BR /&gt; Write DQS1 delay: 31/256 CK&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Error: failed during write leveling calibration&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;The script I used can make calibration success on official board IMX6ULEVK.&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;Hope you can give me some advice about what happen to my board.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Jul 2020 07:36:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1066213#M156695</guid>
      <dc:creator>liqi_wu</dc:creator>
      <dc:date>2020-07-06T07:36:41Z</dc:date>
    </item>
    <item>
      <title>Re: Error: failed during write leveling calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1066214#M156696</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi liqi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;error may be due to board ddr layout : may be suggested to recheck&lt;/P&gt;&lt;P&gt;it using sect.3.4.1 DDR routing rules&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX6ULLHDG" target="_blank"&gt;&lt;STRONG&gt;Hardware Development Guide for the i.MX 6ULL Applications Processor&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Jul 2020 09:04:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1066214#M156696</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-07-06T09:04:55Z</dc:date>
    </item>
    <item>
      <title>Re: Error: failed during write leveling calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1066215#M156697</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi igor,&lt;/P&gt;&lt;P&gt;Thank you for your quickly reply.&lt;/P&gt;&lt;P&gt;If so, how can I to configure the ddr registers&amp;nbsp;manually to connect to DDR success?&lt;/P&gt;&lt;P&gt;Or it need to redesigning my board?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Jul 2020 09:24:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1066215#M156697</guid>
      <dc:creator>liqi_wu</dc:creator>
      <dc:date>2020-07-06T09:24:50Z</dc:date>
    </item>
    <item>
      <title>Re: Error: failed during write leveling calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1221673#M168470</link>
      <description>&lt;P&gt;this issue is fixed. The root cause is the hardware design of my board.&amp;nbsp;&lt;SPAN&gt;The power pin of the DDR chip missed the connection.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 27 Jan 2021 05:53:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Error-failed-during-write-leveling-calibration/m-p/1221673#M168470</guid>
      <dc:creator>liqi_wu</dc:creator>
      <dc:date>2021-01-27T05:53:24Z</dc:date>
    </item>
  </channel>
</rss>

