<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.MX8MQ boot cores in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MQ-boot-cores/m-p/1213333#M167931</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am trying to enable the secondary cores on i.MXMQ (only Cortex-A53). I don't use Linux, but I use u-boot for flashing a bare metal code.&lt;/P&gt;&lt;P&gt;I have followed the procedure here&lt;/P&gt;&lt;P&gt;&lt;A href="https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/gpc_common.c?h=imx_5.4.70_2.3.0" target="_blank" rel="noopener"&gt;https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/gpc_common.c?h=imx_5.4.70_2.3.0&lt;/A&gt;&lt;/P&gt;&lt;P&gt;I therefore call:&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;&lt;SPAN class="kt"&gt;void&lt;/SPAN&gt; &lt;FONT color="#008000"&gt;&lt;SPAN class="nf"&gt;imx_set_cpu_secure_entry&lt;/SPAN&gt;&lt;/FONT&gt;&lt;SPAN class="p"&gt;(&lt;/SPAN&gt;&lt;SPAN class="kt"&gt;unsigned&lt;/SPAN&gt; &lt;SPAN class="kt"&gt;int&lt;/SPAN&gt; &lt;SPAN class="n"&gt;core_id&lt;/SPAN&gt;&lt;SPAN class="p"&gt;,&lt;/SPAN&gt; &lt;SPAN class="kt"&gt;uintptr_t&lt;/SPAN&gt; &lt;SPAN class="n"&gt;sec_entrypoint&lt;/SPAN&gt;&lt;SPAN class="p"&gt;)&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;&lt;SPAN class="p"&gt;then:&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;&lt;SPAN class="kt"&gt;void&lt;/SPAN&gt; &lt;FONT color="#008000"&gt;&lt;SPAN class="nf"&gt;imx_set_cpu_pwr_on&lt;/SPAN&gt;&lt;/FONT&gt;&lt;SPAN class="p"&gt;(&lt;/SPAN&gt;&lt;SPAN class="kt"&gt;unsigned&lt;/SPAN&gt; &lt;SPAN class="kt"&gt;int&lt;/SPAN&gt; &lt;SPAN class="n"&gt;core_id&lt;/SPAN&gt;&lt;SPAN class="p"&gt;)&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;then:&lt;/P&gt;&lt;P&gt;&lt;FONT color="#008000"&gt;asm ("sev") &lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;I use the entry point: 0x40000400 where my secondary boot functions is. &lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;This powers up core 2, and my debugger shows that core 2 bounces between address 0x200 and 0xA7F8. I suspect this is the ROM code, in the WFE state, waiting for a start address. &lt;/FONT&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&lt;FONT color="#000000"&gt;Can anyone please tell me the reason I can't bring up the cores?&lt;/FONT&gt;&lt;/LI&gt;&lt;LI&gt;&lt;FONT color="#000000"&gt;Is these the only steps required in order to boot secondary cores?&lt;/FONT&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;I really appreciate any answers!&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;Kind regards,&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;Bjørn&lt;/FONT&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 18 Jan 2021 12:26:34 GMT</pubDate>
    <dc:creator>strawberryhacker</dc:creator>
    <dc:date>2021-01-18T12:26:34Z</dc:date>
    <item>
      <title>i.MX8MQ boot cores</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MQ-boot-cores/m-p/1213333#M167931</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am trying to enable the secondary cores on i.MXMQ (only Cortex-A53). I don't use Linux, but I use u-boot for flashing a bare metal code.&lt;/P&gt;&lt;P&gt;I have followed the procedure here&lt;/P&gt;&lt;P&gt;&lt;A href="https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/gpc_common.c?h=imx_5.4.70_2.3.0" target="_blank" rel="noopener"&gt;https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/gpc_common.c?h=imx_5.4.70_2.3.0&lt;/A&gt;&lt;/P&gt;&lt;P&gt;I therefore call:&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;&lt;SPAN class="kt"&gt;void&lt;/SPAN&gt; &lt;FONT color="#008000"&gt;&lt;SPAN class="nf"&gt;imx_set_cpu_secure_entry&lt;/SPAN&gt;&lt;/FONT&gt;&lt;SPAN class="p"&gt;(&lt;/SPAN&gt;&lt;SPAN class="kt"&gt;unsigned&lt;/SPAN&gt; &lt;SPAN class="kt"&gt;int&lt;/SPAN&gt; &lt;SPAN class="n"&gt;core_id&lt;/SPAN&gt;&lt;SPAN class="p"&gt;,&lt;/SPAN&gt; &lt;SPAN class="kt"&gt;uintptr_t&lt;/SPAN&gt; &lt;SPAN class="n"&gt;sec_entrypoint&lt;/SPAN&gt;&lt;SPAN class="p"&gt;)&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;&lt;SPAN class="p"&gt;then:&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;&lt;SPAN class="kt"&gt;void&lt;/SPAN&gt; &lt;FONT color="#008000"&gt;&lt;SPAN class="nf"&gt;imx_set_cpu_pwr_on&lt;/SPAN&gt;&lt;/FONT&gt;&lt;SPAN class="p"&gt;(&lt;/SPAN&gt;&lt;SPAN class="kt"&gt;unsigned&lt;/SPAN&gt; &lt;SPAN class="kt"&gt;int&lt;/SPAN&gt; &lt;SPAN class="n"&gt;core_id&lt;/SPAN&gt;&lt;SPAN class="p"&gt;)&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;then:&lt;/P&gt;&lt;P&gt;&lt;FONT color="#008000"&gt;asm ("sev") &lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;I use the entry point: 0x40000400 where my secondary boot functions is. &lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;This powers up core 2, and my debugger shows that core 2 bounces between address 0x200 and 0xA7F8. I suspect this is the ROM code, in the WFE state, waiting for a start address. &lt;/FONT&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&lt;FONT color="#000000"&gt;Can anyone please tell me the reason I can't bring up the cores?&lt;/FONT&gt;&lt;/LI&gt;&lt;LI&gt;&lt;FONT color="#000000"&gt;Is these the only steps required in order to boot secondary cores?&lt;/FONT&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;I really appreciate any answers!&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;Kind regards,&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;Bjørn&lt;/FONT&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 18 Jan 2021 12:26:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8MQ-boot-cores/m-p/1213333#M167931</guid>
      <dc:creator>strawberryhacker</dc:creator>
      <dc:date>2021-01-18T12:26:34Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8MQ boot cores</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MQ-boot-cores/m-p/1216560#M167975</link>
      <description>&lt;P&gt;No need to answer - I am switching to a different vendor.&lt;/P&gt;</description>
      <pubDate>Tue, 19 Jan 2021 06:09:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8MQ-boot-cores/m-p/1216560#M167975</guid>
      <dc:creator>strawberryhacker</dc:creator>
      <dc:date>2021-01-19T06:09:04Z</dc:date>
    </item>
  </channel>
</rss>

