<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMX8QM/iMX8QX: Loading CM4 code mapped in DDR in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-iMX8QX-Loading-CM4-code-mapped-in-DDR/m-p/1211755#M167765</link>
    <description>&lt;P&gt;Sorry, I moved this to another post&lt;/P&gt;</description>
    <pubDate>Thu, 14 Jan 2021 16:05:39 GMT</pubDate>
    <dc:creator>oferausterlitz</dc:creator>
    <dc:date>2021-01-14T16:05:39Z</dc:date>
    <item>
      <title>iMX8QM/iMX8QX: Loading CM4 code mapped in DDR</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-iMX8QX-Loading-CM4-code-mapped-in-DDR/m-p/1211755#M167765</link>
      <description>&lt;P&gt;Sorry, I moved this to another post&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jan 2021 16:05:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-iMX8QX-Loading-CM4-code-mapped-in-DDR/m-p/1211755#M167765</guid>
      <dc:creator>oferausterlitz</dc:creator>
      <dc:date>2021-01-14T16:05:39Z</dc:date>
    </item>
  </channel>
</rss>

