<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: flexspi AHB write &amp;amp; read data size</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/flexspi-AHB-write-amp-read-data-size/m-p/1207149#M167306</link>
    <description>&lt;P&gt;Hello,&lt;BR /&gt;&lt;BR /&gt;If this is still useful, the NXP i.MX BSP exclusively supports memory device access on the i.MX 8M Mini FlexSPI the basic components for driving the FlexSPI are present in spi-nxp-fspi.c. This could serve as a basis for a more general-purpose "spidev" driver described in Documentation/spi/spidev.rst&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Aldo.&lt;/P&gt;</description>
    <pubDate>Wed, 06 Jan 2021 01:19:51 GMT</pubDate>
    <dc:creator>AldoG</dc:creator>
    <dc:date>2021-01-06T01:19:51Z</dc:date>
    <item>
      <title>flexspi AHB write &amp; read data size</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/flexspi-AHB-write-amp-read-data-size/m-p/1192648#M165882</link>
      <description>&lt;P&gt;Hi all,&lt;BR /&gt;I am using flexspi interface on a IMX8MM to talk to an FPGA that simulates flash in SDR mode on 4 data lines (maybe DDR later). I'm using AHB bus cmd mode, and toggle between custom write and read QUAD cmds :&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;custom write LUT cmd, without address section (to gain bandwidth)&lt;BR /&gt;&lt;UL&gt;&lt;LI&gt;instruction 0 is the LUT cmd, SPINOR_OP_PP (QUAD)&lt;/LI&gt;&lt;LI&gt;instruction 1 is the QUAD WRITE. I thought the operand was the data size, but it has no impact on the amount of data sent.&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;LI&gt;custom read LUT cmd, without address section (to gain bandwidth)&lt;UL&gt;&lt;LI&gt;instruction 0 is the LUT cmd SPINOR_OP_READ (QUAD)&lt;/LI&gt;&lt;LI&gt;instruction 1 is the QUAD READ. same here.&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;LI&gt;I tried to add several read/write instruction in a LUT sequence but couldnt make it work. Is it possible ? Can the AHB controller read AND write during the same sequence ?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;I need to optimize speedrate :&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;I reduced spacing between data burst by configuring FLSHA1CR1. It seems that the minimal value is around 6 SCLK cycles.&lt;/LI&gt;&lt;LI&gt;I try to increase data size of READ and WRITE cmd. I cannot send / receive more than 16 bytes at each cmd :&lt;BR /&gt;&lt;UL&gt;&lt;LI&gt;changing the size in the LUT operand has no impact&lt;/LI&gt;&lt;LI&gt;adding a LUT_DATSZ_SDR instruction has no impact&lt;/LI&gt;&lt;LI&gt;enable prefetch lengthens the read burst to 4096 bytes. It very long ! Can it be reduced to a specified size ?&lt;/LI&gt;&lt;LI&gt;the AHB TX may be limiting the write burst length but It should be 64 bytes according to documentation. Is it correct on the IMX8MM ?&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;Any comment on this ? How can I optimize data transfer rate ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Dec 2020 09:01:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/flexspi-AHB-write-amp-read-data-size/m-p/1192648#M165882</guid>
      <dc:creator>antho</dc:creator>
      <dc:date>2020-12-03T09:01:48Z</dc:date>
    </item>
    <item>
      <title>Re: flexspi AHB write &amp; read data size</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/flexspi-AHB-write-amp-read-data-size/m-p/1207149#M167306</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;&lt;BR /&gt;If this is still useful, the NXP i.MX BSP exclusively supports memory device access on the i.MX 8M Mini FlexSPI the basic components for driving the FlexSPI are present in spi-nxp-fspi.c. This could serve as a basis for a more general-purpose "spidev" driver described in Documentation/spi/spidev.rst&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Aldo.&lt;/P&gt;</description>
      <pubDate>Wed, 06 Jan 2021 01:19:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/flexspi-AHB-write-amp-read-data-size/m-p/1207149#M167306</guid>
      <dc:creator>AldoG</dc:creator>
      <dc:date>2021-01-06T01:19:51Z</dc:date>
    </item>
  </channel>
</rss>

