<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX8M Mini interrupt capable GPIOs in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1204970#M167065</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Another query regarding the same project.&lt;/P&gt;&lt;P&gt;In datasheet, i am not able to identify behavior of ENET0_TD2 pin in RMII and RGMII mode. There may be some typo error i think (not sure about this). Refer attachment.&lt;/P&gt;&lt;P&gt;For your information, we want to use RMII mode.&lt;/P&gt;&lt;P&gt;As per my understanding, for RMII mode, this pin has two options; one for generating 50MHz clock and second for receiving 50MHz clock. And these two options are software configurable. Please confirm if i am right. If not, please help me to understand this.&lt;/P&gt;&lt;P&gt;Thanks in advance,&lt;/P&gt;&lt;P&gt;Nikhil&lt;/P&gt;</description>
    <pubDate>Tue, 29 Dec 2020 14:15:10 GMT</pubDate>
    <dc:creator>nikz1402</dc:creator>
    <dc:date>2020-12-29T14:15:10Z</dc:date>
    <item>
      <title>i.MX8M Mini interrupt capable GPIOs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1201720#M166716</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am using i.MX8M Mini processor (MIMX8MM4CVTKZAA) in one project having industrial surveillance application.&lt;/P&gt;&lt;P&gt;In datasheet, i am not able to find any information explicitly about which GPIO is interrupt capable and which is not. Can you please help me on this? I need details of GPIOs which are interrupt capable.&lt;/P&gt;&lt;P&gt;Thanks in advance,&lt;/P&gt;&lt;P&gt;Nikhil&lt;/P&gt;</description>
      <pubDate>Fri, 18 Dec 2020 09:10:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1201720#M166716</guid>
      <dc:creator>nikz1402</dc:creator>
      <dc:date>2020-12-18T09:10:14Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8M Mini interrupt capable GPIOs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1201780#M166722</link>
      <description>&lt;P&gt;Hi Nikhil&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;all gpios are interrupt capable, details can be found in Chapter 7 Interrupts and DMA,&lt;/P&gt;
&lt;P&gt;sect.8.3 General Purpose Input/Output (GPIO)&lt;/P&gt;
&lt;P&gt;&lt;A id="relatedDocsClick_1" href="https://www.nxp.com/webapp/Download?colCode=IMX8MMRM" target="_blank" rel="noopener"&gt;&lt;STRONG&gt;i.MX 8M Mini Applications Processor Reference Manual&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Fri, 18 Dec 2020 11:01:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1201780#M166722</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-12-18T11:01:22Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8M Mini interrupt capable GPIOs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1201807#M166725</link>
      <description>&lt;P&gt;Thanks&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/37066"&gt;@igorpadykov&lt;/a&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 18 Dec 2020 12:20:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1201807#M166725</guid>
      <dc:creator>nikz1402</dc:creator>
      <dc:date>2020-12-18T12:20:44Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8M Mini interrupt capable GPIOs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1204970#M167065</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Another query regarding the same project.&lt;/P&gt;&lt;P&gt;In datasheet, i am not able to identify behavior of ENET0_TD2 pin in RMII and RGMII mode. There may be some typo error i think (not sure about this). Refer attachment.&lt;/P&gt;&lt;P&gt;For your information, we want to use RMII mode.&lt;/P&gt;&lt;P&gt;As per my understanding, for RMII mode, this pin has two options; one for generating 50MHz clock and second for receiving 50MHz clock. And these two options are software configurable. Please confirm if i am right. If not, please help me to understand this.&lt;/P&gt;&lt;P&gt;Thanks in advance,&lt;/P&gt;&lt;P&gt;Nikhil&lt;/P&gt;</description>
      <pubDate>Tue, 29 Dec 2020 14:15:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-interrupt-capable-GPIOs/m-p/1204970#M167065</guid>
      <dc:creator>nikz1402</dc:creator>
      <dc:date>2020-12-29T14:15:10Z</dc:date>
    </item>
  </channel>
</rss>

