<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: .</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/unreadable-title/m-p/1195066#M166103</link>
    <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/177354"&gt;@Davide91&lt;/a&gt; ,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I am not able to see nothing on this post but, as far I review you asked for help on the design of the LPDDR4, please check the hardware developers guide part 3.4 DDR design recommendations, please take a look:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX8MMHDG" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=IMX8MMHDG&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Israel H.&lt;/P&gt;</description>
    <pubDate>Tue, 08 Dec 2020 02:49:19 GMT</pubDate>
    <dc:creator>nxf63675</dc:creator>
    <dc:date>2020-12-08T02:49:19Z</dc:date>
    <item>
      <title>.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/unreadable-title/m-p/1191035#M165724</link>
      <description />
      <pubDate>Tue, 01 Dec 2020 10:16:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/unreadable-title/m-p/1191035#M165724</guid>
      <dc:creator>Davide91</dc:creator>
      <dc:date>2020-12-01T10:16:41Z</dc:date>
    </item>
    <item>
      <title>Re: .</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/unreadable-title/m-p/1195066#M166103</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/177354"&gt;@Davide91&lt;/a&gt; ,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I am not able to see nothing on this post but, as far I review you asked for help on the design of the LPDDR4, please check the hardware developers guide part 3.4 DDR design recommendations, please take a look:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX8MMHDG" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=IMX8MMHDG&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Israel H.&lt;/P&gt;</description>
      <pubDate>Tue, 08 Dec 2020 02:49:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/unreadable-title/m-p/1195066#M166103</guid>
      <dc:creator>nxf63675</dc:creator>
      <dc:date>2020-12-08T02:49:19Z</dc:date>
    </item>
    <item>
      <title>Re: .</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/unreadable-title/m-p/1195429#M166126</link>
      <description>&lt;P&gt;Thanks for the reply.&lt;/P&gt;&lt;P&gt;I deleted the post since there was an error and I marked it as to delete&lt;/P&gt;</description>
      <pubDate>Tue, 08 Dec 2020 10:33:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/unreadable-title/m-p/1195429#M166126</guid>
      <dc:creator>Davide91</dc:creator>
      <dc:date>2020-12-08T10:33:59Z</dc:date>
    </item>
  </channel>
</rss>

