<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: imx6ul soft reset in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194403#M166065</link>
    <description>&lt;P&gt;&lt;SPAN&gt;The 21, 17 and 13 bits of SRC_SCR register are all software reset. Is there any difference between them?&lt;/SPAN&gt; &lt;SPAN&gt;There are no further details in the manual.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 07 Dec 2020 05:37:42 GMT</pubDate>
    <dc:creator>yangguichuan</dc:creator>
    <dc:date>2020-12-07T05:37:42Z</dc:date>
    <item>
      <title>imx6ul soft reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194304#M166053</link>
      <description>&lt;P&gt;Hello, when I applied the software reset function of IMx6UL, I set SRC_SCR register to 1, and found that it must enable the watchdog to work. I want to know the principle of this software reset.Is it to reset the chip directly or stop feeding the dog to reset the watchdog by stopping the internal code running?&lt;/P&gt;</description>
      <pubDate>Mon, 07 Dec 2020 01:42:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194304#M166053</guid>
      <dc:creator>yangguichuan</dc:creator>
      <dc:date>2020-12-07T01:42:56Z</dc:date>
    </item>
    <item>
      <title>Re: imx6ul soft reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194333#M166059</link>
      <description>&lt;P&gt;SRC_SCR is used to control the resets on the chip. Please read the Reference Manual Chapter 49.7.1 for the meaning of the settings in this register.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please download the Reference Manual from here:&lt;/P&gt;
&lt;P&gt;&lt;A id="relatedDocsClick_1" href="https://www.nxp.com/webapp/Download?colCode=IMX6ULRM" target="_blank" rel="noopener"&gt;&lt;STRONG&gt;i.MX 6UltraLite Applications Processor Reference Manual&amp;nbsp;&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6ultralite-processor-low-power-secure-arm-cortex-a7-core:i.MX6UL?tab=Documentation_Tab" target="_blank"&gt;https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6ultralite-processor-low-power-secure-arm-cortex-a7-core:i.MX6UL?tab=Documentation_Tab&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 07 Dec 2020 02:56:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194333#M166059</guid>
      <dc:creator>jimmychan</dc:creator>
      <dc:date>2020-12-07T02:56:14Z</dc:date>
    </item>
    <item>
      <title>Re: imx6ul soft reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194352#M166060</link>
      <description>&lt;P&gt;But if I don't enable the watchdog and just set the 21st bit of the SRC_SCR register alone, it won't reset successfully. Only when the watchdog is enabled and the 21 bit of SRC_SCR register is set, will the reset be successful. Since it is a direct reset chip, may I ask why there is associated with the phenomenon that watchdog can only work?&lt;/P&gt;</description>
      <pubDate>Mon, 07 Dec 2020 03:23:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194352#M166060</guid>
      <dc:creator>yangguichuan</dc:creator>
      <dc:date>2020-12-07T03:23:03Z</dc:date>
    </item>
    <item>
      <title>Re: imx6ul soft reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194403#M166065</link>
      <description>&lt;P&gt;&lt;SPAN&gt;The 21, 17 and 13 bits of SRC_SCR register are all software reset. Is there any difference between them?&lt;/SPAN&gt; &lt;SPAN&gt;There are no further details in the manual.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 07 Dec 2020 05:37:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6ul-soft-reset/m-p/1194403#M166065</guid>
      <dc:creator>yangguichuan</dc:creator>
      <dc:date>2020-12-07T05:37:42Z</dc:date>
    </item>
  </channel>
</rss>

