<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic how to boot iMX8M Nano from uSDHC1 emmc in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/how-to-boot-iMX8M-Nano-from-uSDHC1-emmc/m-p/1193775#M165988</link>
    <description>&lt;P&gt;My design requires to boot iMX8MN from uSDHC emmc 8-bit. As my understanding, the following settings are essential:&lt;/P&gt;&lt;P&gt;(1) BOOT_MODE_PIN = 0010b&amp;nbsp; ---&amp;gt;&amp;nbsp; uSDHC3 emmc 8-bit as boot device&lt;/P&gt;&lt;P&gt;(2) OCOTP_BOOT_CFG0 = 0x0000_0a00 ---&amp;gt; override uSDHC with uSDHC1 emmc&lt;/P&gt;&lt;P&gt;My question: do the fuse bits in BOOT_CFG0 register become valid without BT_FUSE_SEL blown?&lt;/P&gt;&lt;P&gt;Thanks in advance!&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Cheng Shi&lt;/P&gt;</description>
    <pubDate>Fri, 04 Dec 2020 08:02:34 GMT</pubDate>
    <dc:creator>x10</dc:creator>
    <dc:date>2020-12-04T08:02:34Z</dc:date>
    <item>
      <title>how to boot iMX8M Nano from uSDHC1 emmc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/how-to-boot-iMX8M-Nano-from-uSDHC1-emmc/m-p/1193775#M165988</link>
      <description>&lt;P&gt;My design requires to boot iMX8MN from uSDHC emmc 8-bit. As my understanding, the following settings are essential:&lt;/P&gt;&lt;P&gt;(1) BOOT_MODE_PIN = 0010b&amp;nbsp; ---&amp;gt;&amp;nbsp; uSDHC3 emmc 8-bit as boot device&lt;/P&gt;&lt;P&gt;(2) OCOTP_BOOT_CFG0 = 0x0000_0a00 ---&amp;gt; override uSDHC with uSDHC1 emmc&lt;/P&gt;&lt;P&gt;My question: do the fuse bits in BOOT_CFG0 register become valid without BT_FUSE_SEL blown?&lt;/P&gt;&lt;P&gt;Thanks in advance!&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Cheng Shi&lt;/P&gt;</description>
      <pubDate>Fri, 04 Dec 2020 08:02:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/how-to-boot-iMX8M-Nano-from-uSDHC1-emmc/m-p/1193775#M165988</guid>
      <dc:creator>x10</dc:creator>
      <dc:date>2020-12-04T08:02:34Z</dc:date>
    </item>
    <item>
      <title>Re: how to boot iMX8M Nano from uSDHC1 emmc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/how-to-boot-iMX8M-Nano-from-uSDHC1-emmc/m-p/1227899#M169135</link>
      <description>&lt;P&gt;Yes, 0x470[15:0] BOOT_CFG 16 BOOT configuration register, Usage varies, depending on selected boot device. And BT_FUSE_SEL is Determines, whether using fuses for boot configuration, or GPIO /Serial loader.&lt;/P&gt;</description>
      <pubDate>Mon, 08 Feb 2021 10:47:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/how-to-boot-iMX8M-Nano-from-uSDHC1-emmc/m-p/1227899#M169135</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2021-02-08T10:47:52Z</dc:date>
    </item>
    <item>
      <title>Re: how to boot iMX8M Nano from uSDHC1 emmc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/how-to-boot-iMX8M-Nano-from-uSDHC1-emmc/m-p/1228428#M169189</link>
      <description>&lt;P&gt;uSDHC1 boot implemented with following settings:&lt;/P&gt;&lt;P&gt;(1) CFG pins configured as uSDHC3(emmc) boot mode&lt;/P&gt;&lt;P&gt;(2) eFuse.470 =&amp;gt; 0x0000_2a000 to override to uSDHC1 boot&lt;/P&gt;&lt;P&gt;The important point is keeping BT_FUSE_SEL un-burn, so that manufacture SD2 boot can be triggered by changing CFG pins settings, which is required in boot image update.&lt;/P&gt;</description>
      <pubDate>Tue, 09 Feb 2021 03:15:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/how-to-boot-iMX8M-Nano-from-uSDHC1-emmc/m-p/1228428#M169189</guid>
      <dc:creator>x10</dc:creator>
      <dc:date>2021-02-09T03:15:51Z</dc:date>
    </item>
  </channel>
</rss>

