<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MX6Q eMMC throughput in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185672#M165159</link>
    <description>&lt;P&gt;Hi, we tested the eMMC write speed about 10MB/s.&amp;nbsp; We run the FIO benchmark, the command is fio -filename=/dev/mmcblk3 -direct=1 -iodepth 1 -thread -rw=write -ioengine=psync -bs=4k -size=1g -numjobs=1 -group_reporting -name=test.&lt;/P&gt;&lt;P&gt;As I know, the i.MX6Q didn't support HS200 and HS400. Our eMMC is Micron 8G, the datasheet of Micron has description the max write speed&amp;nbsp; 40MB/s with HS200/400.&lt;/P&gt;&lt;P&gt;We would like know what max write speed is for i.MX6Q?&amp;nbsp; Thank you.&lt;/P&gt;</description>
    <pubDate>Thu, 19 Nov 2020 02:34:00 GMT</pubDate>
    <dc:creator>hankwang</dc:creator>
    <dc:date>2020-11-19T02:34:00Z</dc:date>
    <item>
      <title>MX6Q eMMC throughput</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185672#M165159</link>
      <description>&lt;P&gt;Hi, we tested the eMMC write speed about 10MB/s.&amp;nbsp; We run the FIO benchmark, the command is fio -filename=/dev/mmcblk3 -direct=1 -iodepth 1 -thread -rw=write -ioengine=psync -bs=4k -size=1g -numjobs=1 -group_reporting -name=test.&lt;/P&gt;&lt;P&gt;As I know, the i.MX6Q didn't support HS200 and HS400. Our eMMC is Micron 8G, the datasheet of Micron has description the max write speed&amp;nbsp; 40MB/s with HS200/400.&lt;/P&gt;&lt;P&gt;We would like know what max write speed is for i.MX6Q?&amp;nbsp; Thank you.&lt;/P&gt;</description>
      <pubDate>Thu, 19 Nov 2020 02:34:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185672#M165159</guid>
      <dc:creator>hankwang</dc:creator>
      <dc:date>2020-11-19T02:34:00Z</dc:date>
    </item>
    <item>
      <title>Re: MX6Q eMMC throughput</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185703#M165166</link>
      <description>&lt;P&gt;Hi hankwang,&lt;/P&gt;
&lt;P&gt;1. IMX6Q uSDHC Data TrThe uSDHC can select the following modes for data transfer:&lt;BR /&gt;• SD 1-bit&lt;BR /&gt;• SD 4-bit&lt;BR /&gt;• MMC 1-bit&lt;BR /&gt;• MMC 4-bit&lt;BR /&gt;• MMC 8-bit&lt;BR /&gt;• Identification Mode (up to 400 kHz)&lt;BR /&gt;• MMC full speed mode (up to 26 MHz)&lt;BR /&gt;• MMC high speed mode (up to 52 MHz)&lt;BR /&gt;• MMC DDR mode (52 MHz both edges)&lt;BR /&gt;• SD/SDIO full speed mode (up to 25 MHz)&lt;BR /&gt;• SD/SDIO high speed mode (up to 50 MHz)&lt;BR /&gt;• SD/SDIO UHS-I mode (up to 208 MHz in SDR mode, up to 50 MHz in DDR mode)&lt;/P&gt;
&lt;P&gt;2. VDDIO on Hardware&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="VIiyi"&gt;&lt;SPAN class="JLqJ4b ChMk0b" data-language-for-alternatives="en" data-language-to-translate-into="zh-CN" data-phrase-index="0"&gt;&lt;SPAN&gt;When you need high-speed mode, the VDDIO voltage of the CPU and EMMC must use 1.8V.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="VIiyi"&gt;Hope this information is helpful to you.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="VIiyi"&gt;Have a nice day!&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="VIiyi"&gt;B.R,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="VIiyi"&gt;Weidong&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Nov 2020 03:32:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185703#M165166</guid>
      <dc:creator>weidong_sun</dc:creator>
      <dc:date>2020-11-19T03:32:20Z</dc:date>
    </item>
    <item>
      <title>Re: MX6Q eMMC throughput</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185713#M165169</link>
      <description>&lt;P&gt;Hi ,&amp;nbsp;&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Thank you for reply. we would like know which register can select these mode?&amp;nbsp;&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Do you have write speed data for voltage 1.8V ? Our board voltage is 3.3V for eMMC.&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;If the voltage is 3.3V, we can run which mode ?&lt;/P&gt;&lt;P&gt;BRs,&lt;/P&gt;&lt;P&gt;Hank&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Nov 2020 03:48:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185713#M165169</guid>
      <dc:creator>hankwang</dc:creator>
      <dc:date>2020-11-19T03:48:56Z</dc:date>
    </item>
    <item>
      <title>Re: MX6Q eMMC throughput</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185738#M165174</link>
      <description>&lt;P&gt;For 3.3V IO, below speeds are all supported:&lt;/P&gt;
&lt;P&gt;• MMC full speed mode (up to 26 MHz)&lt;BR /&gt;• MMC high speed mode (up to 52 MHz)&lt;BR /&gt;• MMC DDR mode (52 MHz both edges)&lt;/P&gt;
&lt;P&gt;For eMMC4.4 or lower (from internet):&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="weidong_sun_0-1605761088672.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/130455i8259CB56B3F956D5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="weidong_sun_0-1605761088672.png" alt="weidong_sun_0-1605761088672.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;the parameters in the list meet those in i.MX6Q reference manual.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Have a nice day!&lt;/P&gt;
&lt;P&gt;B.R,&lt;/P&gt;
&lt;P&gt;weidong&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Nov 2020 04:50:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1185738#M165174</guid>
      <dc:creator>weidong_sun</dc:creator>
      <dc:date>2020-11-19T04:50:24Z</dc:date>
    </item>
    <item>
      <title>Re: MX6Q eMMC throughput</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1189946#M165612</link>
      <description>&lt;P&gt;The max data transfer should be include read and write. The High speed DDR's max data transfer is 104MB/s. We guess this is read speed. Our eMMC datasheet has description this speed is 40MB/s for HS200/400. As I know, the i.MX6Q is not support HS200/400.But eMMC datasheet didn't show DDR speed. So far, we don't know what the ideal write speed should be.&amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 27 Nov 2020 01:30:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MX6Q-eMMC-throughput/m-p/1189946#M165612</guid>
      <dc:creator>hankwang</dc:creator>
      <dc:date>2020-11-27T01:30:31Z</dc:date>
    </item>
  </channel>
</rss>

