<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic imx6 solo USB module clock gating in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6-solo-USB-module-clock-gating/m-p/1172893#M164016</link>
    <description>&lt;P&gt;I am configuring USB clock for imx6solo chip. When I look at the reference manual, the gating of clock iph_ahb_clk (in table 18-3, System clocks, gating, and override) is controlled by CCGR0(CG11). But when I check the register field of CCGR0, it says CG11 controls the CPU_DEBUG_CLK. IS it a typo or the two clocks are the same? There is no clock section in USB chapter as others.&lt;/P&gt;</description>
    <pubDate>Mon, 26 Oct 2020 06:36:43 GMT</pubDate>
    <dc:creator>hailiu</dc:creator>
    <dc:date>2020-10-26T06:36:43Z</dc:date>
    <item>
      <title>imx6 solo USB module clock gating</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-solo-USB-module-clock-gating/m-p/1172893#M164016</link>
      <description>&lt;P&gt;I am configuring USB clock for imx6solo chip. When I look at the reference manual, the gating of clock iph_ahb_clk (in table 18-3, System clocks, gating, and override) is controlled by CCGR0(CG11). But when I check the register field of CCGR0, it says CG11 controls the CPU_DEBUG_CLK. IS it a typo or the two clocks are the same? There is no clock section in USB chapter as others.&lt;/P&gt;</description>
      <pubDate>Mon, 26 Oct 2020 06:36:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-solo-USB-module-clock-gating/m-p/1172893#M164016</guid>
      <dc:creator>hailiu</dc:creator>
      <dc:date>2020-10-26T06:36:43Z</dc:date>
    </item>
  </channel>
</rss>

