<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX53 PMIC Options</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX53-PMIC-Options/m-p/226739#M16254</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,John,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; you have 2 optional PMICs for your design based on i.MX53 :&lt;/P&gt;&lt;P&gt;(1)MC34708&lt;/P&gt;&lt;P&gt;(2)MC34709&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; When you desigh your schematic, please pay attention to the following points:&lt;/P&gt;&lt;P&gt;(1)Using DIG_PLL_INT to supply VDDAL&lt;/P&gt;&lt;P&gt;(2)Using a LDO(3V-&amp;gt;1.5V) to supply VDDLP on MC34708&lt;/P&gt;&lt;P&gt;This patch can be found in mc34708 errata.&lt;/P&gt;&lt;P&gt;These 2 steps are used to correct the issue of SRTC in i.MX53 (Ensure SRTC can hold correct time after cold reset)&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Weidong&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Mar 2013 00:36:30 GMT</pubDate>
    <dc:creator>weidong_sun</dc:creator>
    <dc:date>2013-03-15T00:36:30Z</dc:date>
    <item>
      <title>i.MX53 PMIC Options</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX53-PMIC-Options/m-p/226738#M16253</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am starting a new i.MX design with features similar to the Quick Start Board (DDR3, Tough Screen, Ethernet, USB-OTG), but battery powered and charged via the USB-OTG port.&amp;nbsp; I am considering using either the MC34709 PMIC or the MC13783 PMIC - Audio Device.&amp;nbsp; Has anyone looked into these compinations?&amp;nbsp; Thoughts and comments are welcomed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;John&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Mar 2013 23:53:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX53-PMIC-Options/m-p/226738#M16253</guid>
      <dc:creator>JohnMcCosh</dc:creator>
      <dc:date>2013-03-14T23:53:53Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX53 PMIC Options</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX53-PMIC-Options/m-p/226739#M16254</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,John,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; you have 2 optional PMICs for your design based on i.MX53 :&lt;/P&gt;&lt;P&gt;(1)MC34708&lt;/P&gt;&lt;P&gt;(2)MC34709&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; When you desigh your schematic, please pay attention to the following points:&lt;/P&gt;&lt;P&gt;(1)Using DIG_PLL_INT to supply VDDAL&lt;/P&gt;&lt;P&gt;(2)Using a LDO(3V-&amp;gt;1.5V) to supply VDDLP on MC34708&lt;/P&gt;&lt;P&gt;This patch can be found in mc34708 errata.&lt;/P&gt;&lt;P&gt;These 2 steps are used to correct the issue of SRTC in i.MX53 (Ensure SRTC can hold correct time after cold reset)&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Weidong&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Mar 2013 00:36:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX53-PMIC-Options/m-p/226739#M16254</guid>
      <dc:creator>weidong_sun</dc:creator>
      <dc:date>2013-03-15T00:36:30Z</dc:date>
    </item>
  </channel>
</rss>

