<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックThis an automatic process.  We are marking this post as s...</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/1136203#M161145</link>
    <description>&lt;B&gt;This an automatic process.&lt;/B&gt;&lt;BR /&gt;&lt;BR /&gt;
We are marking this post as solved, due to the either low activity or any reply marked as correct.&lt;BR /&gt;&lt;BR /&gt;
If you have additional questions, please create a new post and reference to this closed post.&lt;BR /&gt;&lt;BR /&gt;
NXP Community!</description>
    <pubDate>Thu, 03 Sep 2020 15:21:10 GMT</pubDate>
    <dc:creator>CommunityBot</dc:creator>
    <dc:date>2020-09-03T15:21:10Z</dc:date>
    <item>
      <title>imx6 Off to On transition time?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/357371#M50075</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;The OFF to ON time is not working as expected. I put PWR_BTN_N and PMIC_ON_REQ on the scope. With the board off, as soon as the button signal goes low the i.MX6 raises the PMIC_ON_REQ with zero delay. Shouldn’t there 500mS between the two? What things might cause this? ON_TIME in SNVS_LPCR is at the default of 00 which should be 500ms. Also notable is both &lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif'; color: #1f497d;"&gt;the Sabre and this board have a 200K resistor between PMIC_ON_REQ and PWR_BTN_N. What is this for? Could it be related to this issue?&lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 19 Jan 2015 21:22:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/357371#M50075</guid>
      <dc:creator>katrinagundal-z</dc:creator>
      <dc:date>2015-01-19T21:22:22Z</dc:date>
    </item>
    <item>
      <title>Re: imx6 Off to On transition time?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/357372#M50076</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;During the first startup, try to set up the SNVS_LPCR[DEBOUNCE] field to 0b10 to enable 500ms debouncing time.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Cannot see any 200kOhm resistor between PMIC_ON_REQ and ONOFF signals on the i.MX6Q SABRE SD board schematic. So, what resistor do you mean? Please specify the ref designator per the i.MX6Q SABRE SD board schematic.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Jan 2015 08:23:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/357372#M50076</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2015-01-29T08:23:13Z</dc:date>
    </item>
    <item>
      <title>Re: imx6 Off to On transition time?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/357373#M50077</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Wait, are those registers even supposed to work? I thought they did not.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-95582"&gt;Q&amp;amp;amp;A: ON_TIME and DEBOUNCE bit fields of SNVS_LPCR register readable?&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 01 Feb 2015 16:40:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/357373#M50077</guid>
      <dc:creator>fork</dc:creator>
      <dc:date>2015-02-01T16:40:47Z</dc:date>
    </item>
    <item>
      <title>This an automatic process.  We are marking this post as s...</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/1136203#M161145</link>
      <description>&lt;B&gt;This an automatic process.&lt;/B&gt;&lt;BR /&gt;&lt;BR /&gt;
We are marking this post as solved, due to the either low activity or any reply marked as correct.&lt;BR /&gt;&lt;BR /&gt;
If you have additional questions, please create a new post and reference to this closed post.&lt;BR /&gt;&lt;BR /&gt;
NXP Community!</description>
      <pubDate>Thu, 03 Sep 2020 15:21:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-Off-to-On-transition-time/m-p/1136203#M161145</guid>
      <dc:creator>CommunityBot</dc:creator>
      <dc:date>2020-09-03T15:21:10Z</dc:date>
    </item>
  </channel>
</rss>

