<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to use DDR-controller on i.MX 8QuadXPlus in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/How-to-use-DDR-controller-on-i-MX-8QuadXPlus/m-p/1082212#M158767</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Denis&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes such memory can be used. Also one can look at i.MX8QXP MEK example&lt;/P&gt;&lt;H3 class=""&gt;&lt;A data-dtmaction="Documents and Software Results - Software Link click" data-dtmsubaction="i.MX 8QXP Design Files for the i.MX 8QXP MEK" href="https://www.nxp.com/downloads/en/software/i.MX8QXPDF.zip"&gt;i.MX 8QXP Design Files for the i.MX 8QXP MEK&lt;/A&gt;&lt;/H3&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 11 Aug 2020 23:27:37 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2020-08-11T23:27:37Z</dc:date>
    <item>
      <title>How to use DDR-controller on i.MX 8QuadXPlus</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-use-DDR-controller-on-i-MX-8QuadXPlus/m-p/1082211#M158766</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, team!&lt;/P&gt;&lt;P&gt;I want to use i.MX 8QuadXPlus CPU (MiMX8QX6AVLFZAC) with 2-rank chip memories LPDDR-4 1200 (1024Gx32bit).&lt;/P&gt;&lt;P&gt;DDR controller on this cpu will work fine normal work on this memory in formfactory with 2 chip select and 2 chanel (1024*(16+16)+1024*(16+16))?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Aug 2020 13:20:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-use-DDR-controller-on-i-MX-8QuadXPlus/m-p/1082211#M158766</guid>
      <dc:creator>040869</dc:creator>
      <dc:date>2020-08-11T13:20:52Z</dc:date>
    </item>
    <item>
      <title>Re: How to use DDR-controller on i.MX 8QuadXPlus</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-use-DDR-controller-on-i-MX-8QuadXPlus/m-p/1082212#M158767</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Denis&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes such memory can be used. Also one can look at i.MX8QXP MEK example&lt;/P&gt;&lt;H3 class=""&gt;&lt;A data-dtmaction="Documents and Software Results - Software Link click" data-dtmsubaction="i.MX 8QXP Design Files for the i.MX 8QXP MEK" href="https://www.nxp.com/downloads/en/software/i.MX8QXPDF.zip"&gt;i.MX 8QXP Design Files for the i.MX 8QXP MEK&lt;/A&gt;&lt;/H3&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Aug 2020 23:27:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-use-DDR-controller-on-i-MX-8QuadXPlus/m-p/1082212#M158767</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-08-11T23:27:37Z</dc:date>
    </item>
  </channel>
</rss>

