<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX8QM MIPI CSI2</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065141#M156538</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Does 4 lanes support &lt;A href="mailto:4X1920X1080@30fps"&gt;4X1920X1080@30fps&lt;/A&gt;&amp;nbsp; output data？&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 28 Aug 2020 01:33:10 GMT</pubDate>
    <dc:creator>xu_ji1</dc:creator>
    <dc:date>2020-08-28T01:33:10Z</dc:date>
    <item>
      <title>i.MX8QM MIPI CSI2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065139#M156536</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I want to know does i.MX8QM MIPI lanes data rate support four &lt;A href="mailto:1080P@30fps"&gt;1080P@30fps&lt;/A&gt;&amp;nbsp;camera sensors with one deserializer&lt;/P&gt;&lt;P&gt;out to i.MX8QM?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What is the max MIPI data rate (Gbps?)with i.MX8QM 4lanes?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Aug 2020 10:01:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065139#M156536</guid>
      <dc:creator>xu_ji1</dc:creator>
      <dc:date>2020-08-25T10:01:51Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8QM MIPI CSI2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065140#M156537</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The maximum data rate, supported on the MIPI CSI2 interfaces of the i.MX8QM processor, is 1.5Gbps per lane or 6Gbps on 4 lanes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;BR /&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Aug 2020 08:08:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065140#M156537</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2020-08-27T08:08:50Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8QM MIPI CSI2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065141#M156538</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Does 4 lanes support &lt;A href="mailto:4X1920X1080@30fps"&gt;4X1920X1080@30fps&lt;/A&gt;&amp;nbsp; output data？&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 28 Aug 2020 01:33:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065141#M156538</guid>
      <dc:creator>xu_ji1</dc:creator>
      <dc:date>2020-08-28T01:33:10Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8QM MIPI CSI2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065142#M156539</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, the MIPI CSI2 interface can support the&amp;nbsp;&lt;A href="mailto:4X1920X1080@30fps"&gt;4X1920X1080@30fps&lt;/A&gt;&amp;nbsp;data on 4 lanes.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 28 Aug 2020 07:18:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-MIPI-CSI2/m-p/1065142#M156539</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2020-08-28T07:18:17Z</dc:date>
    </item>
  </channel>
</rss>

