<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: PCIe arbitration between SW access and DMA access in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-arbitration-between-SW-access-and-DMA-access/m-p/1064343#M156398</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Etienne&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i.MX 8X has many bus arbiters used for data traffic arbitration between&lt;/P&gt;&lt;P&gt;several masters in the same manner as described in&lt;/P&gt;&lt;P&gt;Chapter 45 Network Interconnect Bus System (NIC-301)&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX6DQRM" target="_blank"&gt;&lt;STRONG&gt;i.MX 6Dual/6Quad Applications Processor Reference Manual&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;These arbiters modules are different from used in i.MX6Q (NIC-301)&lt;/P&gt;&lt;P&gt;and not intended for customer usage. No information is provided in documentation.&lt;/P&gt;&lt;P&gt;Due to complexity seems it is not possible to predict behaviour for described case:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;" example, if the DMA performs very intensive transfers and links to another DMA&lt;/P&gt;&lt;P&gt;channel such that the DMA is continuously active during a long moment (e.g. 1 ms), then will&lt;/P&gt;&lt;P&gt;the Cortex-A35 SW access wait during that whole 1 ms?"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Seems most simple way is to run some test program on i.MX8QXP MEK board with&lt;/P&gt;&lt;P&gt;linux described on&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab" title="https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab"&gt;Embedded Linux for i.MX Applications Processors | NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 05 Aug 2020 04:22:26 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2020-08-05T04:22:26Z</dc:date>
    <item>
      <title>PCIe arbitration between SW access and DMA access</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-arbitration-between-SW-access-and-DMA-access/m-p/1064342#M156397</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;With the i.MX 8X, I am trying to understand what will be the priority / arbitration if 2 access flow are made to the PCIe bus at the same time:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- SW accessing a PCIe memory-mapped zone&lt;/P&gt;&lt;P&gt;- i.MX 8X's PCIe controller DMA performing transfers&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The i.MX 8X reference manual does not explain what will happen in this case. For example, if the DMA performs very intensive transfers and links to another DMA channel such that the DMA is continuously active during a long moment (e.g. 1 ms), then will the Cortex-A35 SW access wait during that whole 1 ms?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am &lt;STRONG&gt;not&lt;/STRONG&gt; talking about arbitration between the various DMA channels.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;P&gt;Étienne&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 04 Aug 2020 22:42:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCIe-arbitration-between-SW-access-and-DMA-access/m-p/1064342#M156397</guid>
      <dc:creator>EAlepins</dc:creator>
      <dc:date>2020-08-04T22:42:42Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe arbitration between SW access and DMA access</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-arbitration-between-SW-access-and-DMA-access/m-p/1064343#M156398</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Etienne&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i.MX 8X has many bus arbiters used for data traffic arbitration between&lt;/P&gt;&lt;P&gt;several masters in the same manner as described in&lt;/P&gt;&lt;P&gt;Chapter 45 Network Interconnect Bus System (NIC-301)&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX6DQRM" target="_blank"&gt;&lt;STRONG&gt;i.MX 6Dual/6Quad Applications Processor Reference Manual&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;These arbiters modules are different from used in i.MX6Q (NIC-301)&lt;/P&gt;&lt;P&gt;and not intended for customer usage. No information is provided in documentation.&lt;/P&gt;&lt;P&gt;Due to complexity seems it is not possible to predict behaviour for described case:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;" example, if the DMA performs very intensive transfers and links to another DMA&lt;/P&gt;&lt;P&gt;channel such that the DMA is continuously active during a long moment (e.g. 1 ms), then will&lt;/P&gt;&lt;P&gt;the Cortex-A35 SW access wait during that whole 1 ms?"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Seems most simple way is to run some test program on i.MX8QXP MEK board with&lt;/P&gt;&lt;P&gt;linux described on&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab" title="https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab"&gt;Embedded Linux for i.MX Applications Processors | NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 05 Aug 2020 04:22:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCIe-arbitration-between-SW-access-and-DMA-access/m-p/1064343#M156398</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-08-05T04:22:26Z</dc:date>
    </item>
  </channel>
</rss>

