<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX8 M4-A53 Shared Memory</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-M4-A53-Shared-Memory/m-p/1063068#M156245</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi BRAD&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look for available ddr memory in sect.2.1.3 Cortex-M4 Memory Map&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX8MDQLQRM" target="_blank"&gt;&lt;STRONG&gt;i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Sharing is performed using RDC module described in sect.3.2 Resource Domain Controller (RDC).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 17 Jul 2020 23:28:00 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2020-07-17T23:28:00Z</dc:date>
    <item>
      <title>IMX8 M4-A53 Shared Memory</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-M4-A53-Shared-Memory/m-p/1063067#M156244</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Does anyone know how much shared memory can be configured between the IMX8M M4 and A53 cores?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Jul 2020 20:56:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-M4-A53-Shared-Memory/m-p/1063067#M156244</guid>
      <dc:creator>BradCarey</dc:creator>
      <dc:date>2020-07-17T20:56:12Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 M4-A53 Shared Memory</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-M4-A53-Shared-Memory/m-p/1063068#M156245</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi BRAD&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look for available ddr memory in sect.2.1.3 Cortex-M4 Memory Map&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX8MDQLQRM" target="_blank"&gt;&lt;STRONG&gt;i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Sharing is performed using RDC module described in sect.3.2 Resource Domain Controller (RDC).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Jul 2020 23:28:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-M4-A53-Shared-Memory/m-p/1063068#M156245</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-07-17T23:28:00Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 M4-A53 Shared Memory</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-M4-A53-Shared-Memory/m-p/1393451#M185237</link>
      <description>&lt;P&gt;Hi igor,&lt;/P&gt;&lt;P&gt;As you said, we can see there are 2GB(0x40000000 - 0xBFFFFFFF) ddr memory in imx8mq Cortex-M4 region. It means there are 2GB memory can be shared&amp;nbsp;&lt;SPAN&gt;between the IMX8M M4 and A53 cores? If so, I encounted problem when run rpmsg_lite_str_echo_rtos as below:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;when imx8mq rpmsg shared memory configured as 0xb8400000, the rpmsg demo does not work.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;rpmsg_dma_reserved:rpmsg_dma@0xb8400000 {&lt;BR /&gt;compatible = "shared-dma-pool";&lt;BR /&gt;no-map;&lt;BR /&gt;reg = &amp;lt;0 0xb8400000 0 0x100000&amp;gt;;&lt;BR /&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;when I&amp;nbsp;configure imx8mq rpmsg shared memory as 0x44040000, the rpmsg demo works.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;rpmsg_dma_reserved:rpmsg_dma@0x44040000 {&lt;BR /&gt;compatible = "shared-dma-pool";&lt;BR /&gt;no-map;&lt;BR /&gt;reg = &amp;lt;0 0x44040000 0 0x100000&amp;gt;;&lt;BR /&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;amp;rpmsg{&lt;BR /&gt;/*&lt;BR /&gt;* 64K for one rpmsg instance:&lt;BR /&gt;* --0xb8000000~0xb800ffff: pingpong&lt;BR /&gt;*/&lt;BR /&gt;vdev-nums = &amp;lt;1&amp;gt;;&lt;BR /&gt;reg = &amp;lt;0x0 0xb8000000 0x0 0x10000&amp;gt;;&lt;BR /&gt;memory-region = &amp;lt;&amp;amp;rpmsg_dma_reserved&amp;gt;;&lt;BR /&gt;status = "okay";&lt;BR /&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;If I understand correctly, 0xb8400000 and 0x44040000 are all in 0x40000000 - 0xBFFFFFFF range, so what's the problem? Is it because coniguring RDC error&lt;/SPAN&gt;&lt;SPAN&gt;? But how to configure RDC in linux side and where is the source code?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Br,&lt;/P&gt;&lt;P&gt;Edward&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 31 Dec 2021 03:53:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-M4-A53-Shared-Memory/m-p/1393451#M185237</guid>
      <dc:creator>edward_fu</dc:creator>
      <dc:date>2021-12-31T03:53:50Z</dc:date>
    </item>
  </channel>
</rss>

