<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX8M IP accelerator functions in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060896#M155994</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I try to activate the IP accelerator functions to compute the checksum of the IP header but on the reception this field is still equal to 0.&lt;/P&gt;&lt;P&gt;I set the register TACC to 0x8 (IPCHK field set) and I set the&amp;nbsp;field&amp;nbsp;IINS of the enhanced buffer descriptor.&lt;/P&gt;&lt;P&gt;The field Checksum of the IP header is initialize to 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Did I miss something to use this functionality?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Alexandre&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 03 Jul 2020 19:26:21 GMT</pubDate>
    <dc:creator>alex_froissard</dc:creator>
    <dc:date>2020-07-03T19:26:21Z</dc:date>
    <item>
      <title>IMX8M IP accelerator functions</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060896#M155994</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I try to activate the IP accelerator functions to compute the checksum of the IP header but on the reception this field is still equal to 0.&lt;/P&gt;&lt;P&gt;I set the register TACC to 0x8 (IPCHK field set) and I set the&amp;nbsp;field&amp;nbsp;IINS of the enhanced buffer descriptor.&lt;/P&gt;&lt;P&gt;The field Checksum of the IP header is initialize to 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Did I miss something to use this functionality?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Alexandre&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 03 Jul 2020 19:26:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060896#M155994</guid>
      <dc:creator>alex_froissard</dc:creator>
      <dc:date>2020-07-03T19:26:21Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M IP accelerator functions</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060897#M155995</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alexandre&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;what bsp used in the case, recommended to try ones from nxp&lt;/P&gt;&lt;P&gt;source.codeaurora.org/external/imx/linux-imx&amp;nbsp; repository:&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://source.codeaurora.org/external/imx/linux-imx/tree/?h=imx_5.4.3_2.0.0" title="https://source.codeaurora.org/external/imx/linux-imx/tree/?h=imx_5.4.3_2.0.0"&gt;linux-imx - i.MX Linux kernel&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Linux documentation:&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab" title="https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab"&gt;Embedded Linux for i.MX Applications Processors | NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Jul 2020 23:42:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060897#M155995</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-07-06T23:42:10Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M IP accelerator functions</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060898#M155996</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi  Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I don't use bsp, I use the processor bare metal.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Alexandre&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Le lun. 6 juil. 2020 à 19:42, igorpadykov &amp;lt;admin@community.nxp.com&amp;gt; a&lt;/P&gt;&lt;P&gt;écrit :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;BLOCKQUOTE level="1"&gt;&lt;P&gt;NXP Community&lt;/P&gt;&lt;P&gt;&amp;lt;https://community.freescale.com/resources/statics/1000/35400-NXP-Community-Email-banner-600x75.jpg&amp;gt;&lt;/P&gt;&lt;P&gt;Re: IMX8M IP accelerator functions&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;reply from igorpadykov&lt;/P&gt;&lt;P&gt;&amp;lt;https://community.nxp.com/people/igorpadykov?et=watches.email.thread&amp;gt; in *i.MX&lt;/P&gt;&lt;P&gt;Processors* - View the full discussion&lt;/P&gt;&lt;P&gt;&amp;lt;https://community.nxp.com/message/1336562?commentID=1336562&amp;amp;et=watches.email.thread#comment-1336562&amp;gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Jul 2020 01:04:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060898#M155996</guid>
      <dc:creator>alex_froissard</dc:creator>
      <dc:date>2020-07-07T01:04:42Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M IP accelerator functions</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060899#M155997</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alexandre&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;baremetal is not supported, suggest to look at linux or uboot codes:&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://source.codeaurora.org/external/imx/uboot-imx/tree/drivers/net/fec_mxc.c?h=imx_v2019.04_5.4.3_2.0.0" title="https://source.codeaurora.org/external/imx/uboot-imx/tree/drivers/net/fec_mxc.c?h=imx_v2019.04_5.4.3_2.0.0"&gt;fec_mxc.c\net\drivers - uboot-imx - i.MX U-Boot&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Jul 2020 05:35:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060899#M155997</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-07-07T05:35:48Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M IP accelerator functions</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060900#M155998</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In the example that you give the register TACC is not used, the address of this register is reserved and the buffer descriptor are used in legacy and not in enhanced, so I don't think the accelerator function are used.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Alexandre&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Jul 2020 19:21:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060900#M155998</guid>
      <dc:creator>alex_froissard</dc:creator>
      <dc:date>2020-07-08T19:21:57Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M IP accelerator functions</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060901#M155999</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV class=""&gt;&lt;P&gt;Hi Alexandre&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;I sent additional details via mail.&lt;BR /&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 09 Jul 2020 00:35:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060901#M155999</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-07-09T00:35:42Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M IP accelerator functions</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060902#M156000</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I look the information you send me by mail, and expect that I understand that I didn't need to use the register TACC because I use the enhanced Buffer descriptor, it didn't really help me with my problem.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Currently when I send a frame with a IP header with the checksum initialize to 0 and with the option IINS when I received the frame the checksum is still 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;description of IINS option : Insert IP header checksum. This field is written by the user. If set, the MAC's IP accelerator calculates the IP header checksum and overwrites the corresponding header field with the calculated value. The checksum field must be cleared by the application generating the frame. The uDMA does not update this value. This&lt;BR /&gt;field is valid regardless of the L field and must be the same for all EBD for a given frame.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I understand that when the option if set to 1 the MAC compute the IP header checksum, send it but don't update the data in the Tx BD descriptor. But I expect the data received contain the checksum.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Am I wrong in the understanding of this functionality?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Alexandre&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Jul 2020 15:16:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-IP-accelerator-functions/m-p/1060902#M156000</guid>
      <dc:creator>alex_froissard</dc:creator>
      <dc:date>2020-07-17T15:16:33Z</dc:date>
    </item>
  </channel>
</rss>

