<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックiMX6DQ MMDC Initialization</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6DQ-MMDC-Initialization/m-p/1059648#M155799</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;If I have the parameters generated by the MMDC calibration tool, what is the proper sequence of loading the MMDC registers and what registers are needed to get the DDR memory running? We'll assume that the IOMUXC pins have already been set up and the MMDC_ CH0 clock is already at 528 MHz.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 04 Apr 2020 01:27:40 GMT</pubDate>
    <dc:creator>ogj</dc:creator>
    <dc:date>2020-04-04T01:27:40Z</dc:date>
    <item>
      <title>iMX6DQ MMDC Initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6DQ-MMDC-Initialization/m-p/1059648#M155799</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;If I have the parameters generated by the MMDC calibration tool, what is the proper sequence of loading the MMDC registers and what registers are needed to get the DDR memory running? We'll assume that the IOMUXC pins have already been set up and the MMDC_ CH0 clock is already at 528 MHz.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 04 Apr 2020 01:27:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6DQ-MMDC-Initialization/m-p/1059648#M155799</guid>
      <dc:creator>ogj</dc:creator>
      <dc:date>2020-04-04T01:27:40Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6DQ MMDC Initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6DQ-MMDC-Initialization/m-p/1059649#M155800</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Use "i.MX_Porting_Guide.pdf" in Linux documentation; in particular section&lt;/P&gt;&lt;P&gt;"Changing the DCD table for i.MX DDR initialization".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/design/i-mx-developer-resources/i-mx-software-and-development-tools:IMX-SW" title="https://www.nxp.com/design/i-mx-developer-resources/i-mx-software-and-development-tools:IMX-SW"&gt;i.MX Software and Development Tools | NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 04 Apr 2020 07:34:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6DQ-MMDC-Initialization/m-p/1059649#M155800</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2020-04-04T07:34:08Z</dc:date>
    </item>
  </channel>
</rss>

