<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Problems Booting U-Boot from eMMC in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Problems-Booting-U-Boot-from-eMMC/m-p/1058044#M155577</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are currently in the process of bringing up a prototype board based on the NXP Modular Gateway Reference Design. An issue we are running into is that when attempting to boot U-Boot&amp;nbsp;from the eMMC, the board goes into recovery serial download mode. The U-Boot is not loaded from the eMMC even though it is properly flashed there. The root cause has not been found yet. What do you think could be causing this issue?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 07 May 2020 19:03:14 GMT</pubDate>
    <dc:creator>agodeau</dc:creator>
    <dc:date>2020-05-07T19:03:14Z</dc:date>
    <item>
      <title>Problems Booting U-Boot from eMMC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Problems-Booting-U-Boot-from-eMMC/m-p/1058044#M155577</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are currently in the process of bringing up a prototype board based on the NXP Modular Gateway Reference Design. An issue we are running into is that when attempting to boot U-Boot&amp;nbsp;from the eMMC, the board goes into recovery serial download mode. The U-Boot is not loaded from the eMMC even though it is properly flashed there. The root cause has not been found yet. What do you think could be causing this issue?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 May 2020 19:03:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Problems-Booting-U-Boot-from-eMMC/m-p/1058044#M155577</guid>
      <dc:creator>agodeau</dc:creator>
      <dc:date>2020-05-07T19:03:14Z</dc:date>
    </item>
    <item>
      <title>Re: Problems Booting U-Boot from eMMC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Problems-Booting-U-Boot-from-eMMC/m-p/1058045#M155578</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Aquiel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;first may be recommended to run memory test&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;i.MX 6/7 DDR Stress Test Tool &lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- check with oscilloscope if there emmc signals&lt;/P&gt;&lt;P&gt;- attach jtag, check boot configuration in SRC_SBMR1,2 registers&lt;/P&gt;&lt;P&gt;look at 0x907400 (ROM uses 0x907000 as starting address),&lt;BR /&gt;you should see your IVT header here if the emmc access is ok.&lt;/P&gt;&lt;P&gt;- try several emmc as was described on&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/332110"&gt;https://community.nxp.com/thread/332110&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 May 2020 23:49:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Problems-Booting-U-Boot-from-eMMC/m-p/1058045#M155578</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-05-07T23:49:11Z</dc:date>
    </item>
  </channel>
</rss>

