<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Controlling SAI/I2S from A7 core in iMX7ULP in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056679#M155412</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you. I can see it is controlled by A7. Can I2C0 also be controlled from A7 itself ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Jai Ganesh Sridharan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 21 May 2020 13:48:34 GMT</pubDate>
    <dc:creator>jaiganesh_sridh</dc:creator>
    <dc:date>2020-05-21T13:48:34Z</dc:date>
    <item>
      <title>Controlling SAI/I2S from A7 core in iMX7ULP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056677#M155410</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is it possible to control I2S/SAI controller from A7 domain in iMX7ULP?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;By default, I2S/SAI drivers are available in M4 SDK (part of FreeRTOS) provided in the release package and are enabled by default to work with wm8960 codec. I could also see drivers available in linux (sound/soc/fsl/fsl_sai.c) and it is compatible with imx7ulp. So, can we control the I2S/SAI from A7 (Linux) itself ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Jai Ganesh Sridharan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 May 2020 11:51:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056677#M155410</guid>
      <dc:creator>jaiganesh_sridh</dc:creator>
      <dc:date>2020-05-21T11:51:39Z</dc:date>
    </item>
    <item>
      <title>Re: Controlling SAI/I2S from A7 core in iMX7ULP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056678#M155411</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jai&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;seems sai0 is used for A7 :&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://source.codeaurora.org/external/imx/linux-imx/tree/arch/arm/boot/dts/imx7ulp-evk-wm8960.dts?h=imx_4.19.35_1.1.0" title="https://source.codeaurora.org/external/imx/linux-imx/tree/arch/arm/boot/dts/imx7ulp-evk-wm8960.dts?h=imx_4.19.35_1.1.0"&gt;imx7ulp-evk-wm8960.dts\dts\boot\arm\arch - linux-imx - i.MX Linux kernel&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 May 2020 12:10:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056678#M155411</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-05-21T12:10:34Z</dc:date>
    </item>
    <item>
      <title>Re: Controlling SAI/I2S from A7 core in iMX7ULP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056679#M155412</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you. I can see it is controlled by A7. Can I2C0 also be controlled from A7 itself ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Jai Ganesh Sridharan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 May 2020 13:48:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056679#M155412</guid>
      <dc:creator>jaiganesh_sridh</dc:creator>
      <dc:date>2020-05-21T13:48:34Z</dc:date>
    </item>
    <item>
      <title>Re: Controlling SAI/I2S from A7 core in iMX7ULP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056680#M155413</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jai&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;seems this is possible configuring xrdc properly&lt;/P&gt;&lt;P&gt;(M4 SDK example ../driver_examples/xrdc/)&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 May 2020 14:06:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Controlling-SAI-I2S-from-A7-core-in-iMX7ULP/m-p/1056680#M155413</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-05-21T14:06:04Z</dc:date>
    </item>
  </channel>
</rss>

