<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: I.MX8X MULTIPLE VIDEO INPUT ROTATION / OVERLAY THROUGH ISI BY MEANS OF DDR FRAME BUFFER</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032531#M152445</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Diego&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Unfortunately As I Know For Automotive Level Product Here Is No Particular DFAE In Charge Of It In Taiwan. And I Know The Product Is Remain Pre-Mass Production Phase. That’s Why We Need To Check The Performance And Features First. Can You Help To Answer Me My Questions? For Our Case We Need 2 D-PHY For Virtual Camera Port In 4 Lane MIPI-CSI2. Each Lane Will Be Interfaced With:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1.     FPD-LINK&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2.     HD-TVI Receiver&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3.     SDTV Receiver&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;4.     HDMI Receiver&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Each Of Input Video Stream Consider 1080P At Frame Rate 60FPS.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Considering Performance We All Of Them Support DMA And To Be Overlaid Together In Memory Frame Buffer Then Copy To Display’s Frame Buffer For 90 Degree Rotation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Bright&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 04 Feb 2020 01:51:54 GMT</pubDate>
    <dc:creator>alighieri</dc:creator>
    <dc:date>2020-02-04T01:51:54Z</dc:date>
    <item>
      <title>I.MX8X MULTIPLE VIDEO INPUT ROTATION / OVERLAY THROUGH ISI BY MEANS OF DDR FRAME BUFFER</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032529#M152443</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/100782i8B7F9A3D16AF4F96/image-size/large?v=v2&amp;amp;px=999" title="I.MX8X VIDEO INPUT STREAM EXAMPLE.jpg" alt="I.MX8X VIDEO INPUT STREAM EXAMPLE.jpg" /&gt;&lt;/span&gt;HELLO&lt;/P&gt;&lt;P&gt;WE'RE CONSIDERING TO USE PIXEL LINK INTERFACE FOR 4 LANES MIPI-CSI-2 DEVICE LIKE FPD-LINK DESERIALIZER / HD-TVI&amp;nbsp; RECEIVER AND ONE PARALLEL RGB FOR HDMI RX DEVICE. OUR SYSTEM REQUIRES 2 - 4 CHANNEL INPUT WITH eDMA TO MEMORY FOR 90 DEGREE ROTATION / OVERLAY FEATURES. EACH INPUT VIDEO STREAM ASKED TO SUPPORT FULL HD 1080P AT 60 FPS IN CONFIGURABLE ON-THE-FLY GRAPHIC LAYERS OF MEMORY AND INDEPENDENT PIPELINE FOR TARGET USE CASE WITHOUT LATENCY.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;MY QUESTION IS THAT POSSIBLE FOR 4 LANE VIDEO STREAMS AND ANOTHER ONE STREAM INPUT THROUGH HDMI RECEIVER TO BE OVERLAID TOGETHER AND ROTATION BY 90 DEGREE IN CAMERA FRAMEBUFFER?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 03 Feb 2020 09:25:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032529#M152443</guid>
      <dc:creator>alighieri</dc:creator>
      <dc:date>2020-02-03T09:25:41Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX8X MULTIPLE VIDEO INPUT ROTATION / OVERLAY THROUGH ISI BY MEANS OF DDR FRAME BUFFER</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032530#M152444</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Unfortunately, the i.MX8QX is still in pre-production and we cannot give proper support until the product is officially released. Since the BSP may be subject to change. I suggest you contact your DFAE. He could help you in getting the information that you are requiring.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diego.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 03 Feb 2020 21:41:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032530#M152444</guid>
      <dc:creator>diegoadrian</dc:creator>
      <dc:date>2020-02-03T21:41:53Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX8X MULTIPLE VIDEO INPUT ROTATION / OVERLAY THROUGH ISI BY MEANS OF DDR FRAME BUFFER</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032531#M152445</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Diego&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Unfortunately As I Know For Automotive Level Product Here Is No Particular DFAE In Charge Of It In Taiwan. And I Know The Product Is Remain Pre-Mass Production Phase. That’s Why We Need To Check The Performance And Features First. Can You Help To Answer Me My Questions? For Our Case We Need 2 D-PHY For Virtual Camera Port In 4 Lane MIPI-CSI2. Each Lane Will Be Interfaced With:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1.     FPD-LINK&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2.     HD-TVI Receiver&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3.     SDTV Receiver&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;4.     HDMI Receiver&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Each Of Input Video Stream Consider 1080P At Frame Rate 60FPS.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Considering Performance We All Of Them Support DMA And To Be Overlaid Together In Memory Frame Buffer Then Copy To Display’s Frame Buffer For 90 Degree Rotation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Bright&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 04 Feb 2020 01:51:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032531#M152445</guid>
      <dc:creator>alighieri</dc:creator>
      <dc:date>2020-02-04T01:51:54Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX8X MULTIPLE VIDEO INPUT ROTATION / OVERLAY THROUGH ISI BY MEANS OF DDR FRAME BUFFER</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032532#M152446</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Unfortunately, we are not allowed to share any information. That is why you need to contact your DFAE or your Sales rep in your case. I apologize for the inconvenience this may give you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diego.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 04 Feb 2020 16:24:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8X-MULTIPLE-VIDEO-INPUT-ROTATION-OVERLAY-THROUGH-ISI-BY/m-p/1032532#M152446</guid>
      <dc:creator>diegoadrian</dc:creator>
      <dc:date>2020-02-04T16:24:33Z</dc:date>
    </item>
  </channel>
</rss>

