<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.mx8 PCIe endpoints?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8-PCIe-endpoints/m-p/1029423#M152075</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi William&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes i.MX8QM supports both root and endpoints functions&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 12 Nov 2019 00:28:19 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-11-12T00:28:19Z</dc:date>
    <item>
      <title>i.mx8 PCIe endpoints?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8-PCIe-endpoints/m-p/1029422#M152074</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am interested in something with i.mx8, particularly the&amp;nbsp;8QuadMax, which would require to use the SoC as a PCIe endpoint. I cannot find any mention of endpoint in the documentation available to date, neither for nor against, just no mention at all. Can these parts act as endpoints as well as RootComplexes, or are they RC-only?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am looking at the leftmost column product in the tabel at&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/supporting-information/IMX8LAYERCMPR.pdf" title="https://www.nxp.com/docs/en/supporting-information/IMX8LAYERCMPR.pdf"&gt;https://www.nxp.com/docs/en/supporting-information/IMX8LAYERCMPR.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 11 Nov 2019 19:45:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx8-PCIe-endpoints/m-p/1029422#M152074</guid>
      <dc:creator>amigabill</dc:creator>
      <dc:date>2019-11-11T19:45:46Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx8 PCIe endpoints?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8-PCIe-endpoints/m-p/1029423#M152075</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi William&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes i.MX8QM supports both root and endpoints functions&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Nov 2019 00:28:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx8-PCIe-endpoints/m-p/1029423#M152075</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-11-12T00:28:19Z</dc:date>
    </item>
  </channel>
</rss>

