<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic  ISI, CSI data is shifted 6-bits in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/ISI-CSI-data-is-shifted-6-bits/m-p/1028232#M151908</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;in the documentation of imx8. you have add this information&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;The CSI data is right LSB aligned and zero padded depending&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;on data format. When interfacing ISI, CSI data is shifted 6-bits&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;due to ISI bits [5:0] always being zero&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;(0bxxCSIDATAxxxxxx). All RAW14, RAW12, RAW10,&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;RAW8, and RAW6 video data is filled from BIT[13] to LSB,&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;the remaining bits are zero padded. Only RAW16 input data&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;will be saved to memory from BIT[15] to LSB.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;in the driver, when i send a raw8 picture on mipi csi bus all my pixel are shifted of 6bits&amp;nbsp;&lt;/P&gt;&lt;P&gt;how can i do to remove this isi bits in mxc-isi driver? can you help me&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 27 Mar 2020 15:24:56 GMT</pubDate>
    <dc:creator>lionelrocher</dc:creator>
    <dc:date>2020-03-27T15:24:56Z</dc:date>
    <item>
      <title>ISI, CSI data is shifted 6-bits</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/ISI-CSI-data-is-shifted-6-bits/m-p/1028232#M151908</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;in the documentation of imx8. you have add this information&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;The CSI data is right LSB aligned and zero padded depending&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;on data format. When interfacing ISI, CSI data is shifted 6-bits&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;due to ISI bits [5:0] always being zero&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;(0bxxCSIDATAxxxxxx). All RAW14, RAW12, RAW10,&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;RAW8, and RAW6 video data is filled from BIT[13] to LSB,&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;the remaining bits are zero padded. Only RAW16 input data&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;will be saved to memory from BIT[15] to LSB.&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;in the driver, when i send a raw8 picture on mipi csi bus all my pixel are shifted of 6bits&amp;nbsp;&lt;/P&gt;&lt;P&gt;how can i do to remove this isi bits in mxc-isi driver? can you help me&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 27 Mar 2020 15:24:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/ISI-CSI-data-is-shifted-6-bits/m-p/1028232#M151908</guid>
      <dc:creator>lionelrocher</dc:creator>
      <dc:date>2020-03-27T15:24:56Z</dc:date>
    </item>
    <item>
      <title>Re:  ISI, CSI data is shifted 6-bits</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/ISI-CSI-data-is-shifted-6-bits/m-p/1028233#M151909</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;for detailed information, I have already mailed to DFAE, you should get the mail already&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 04 Apr 2020 10:36:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/ISI-CSI-data-is-shifted-6-bits/m-p/1028233#M151909</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2020-04-04T10:36:41Z</dc:date>
    </item>
  </channel>
</rss>

