<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX RT1060 Ref Manual GPIO config clarification please</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Ref-Manual-GPIO-config-clarification-please/m-p/1028164#M151891</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Philip,&lt;/P&gt;&lt;P&gt;Hope you are doing well.&lt;/P&gt;&lt;P&gt;The table you are referring to was made for easier reference when checking the speeds you reach, in regards to the settings configured. As you mentioned the actual register does not have them adjacent. Neither the DSE, SRE and Speed are in the order seen in the register.&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is in ascending order first of DSE, then SRE (so this means the first four rows are when SRE = 0) and then Speed.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/101132i978D76ADC9E0169D/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Sabina&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 29 Mar 2020 16:36:47 GMT</pubDate>
    <dc:creator>Sabina_Bruce</dc:creator>
    <dc:date>2020-03-29T16:36:47Z</dc:date>
    <item>
      <title>i.MX RT1060 Ref Manual GPIO config clarification please</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Ref-Manual-GPIO-config-clarification-please/m-p/1028163#M151890</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the&amp;nbsp;&lt;STRONG&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMXRT1060RM" style="color: #215bd6; background-color: #ffffff; font-weight: 400; text-decoration: underline; font-size: 14px;" target="_blank"&gt;&lt;STRONG style="font-weight: bold;"&gt;i.MX RT1060 Processor Reference Manual&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/A&gt;&lt;/STRONG&gt; Rev 2, on page 958, there is a column titled "SRE / SPEED Setting".&lt;/P&gt;&lt;P&gt;The values given are 1, 2, and 3 bits long. In the actual register where these fields are used (for example page 698) the fields are not adjacent, and SPEED is to the left of SRE.&lt;/P&gt;&lt;P&gt;Could someone at NXP please provide 3 bit values for this column of table 12-3, and indicate which 2 bits are SPEED and which is SRE.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 27 Mar 2020 11:27:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Ref-Manual-GPIO-config-clarification-please/m-p/1028163#M151890</guid>
      <dc:creator>philipfreidin</dc:creator>
      <dc:date>2020-03-27T11:27:21Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX RT1060 Ref Manual GPIO config clarification please</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Ref-Manual-GPIO-config-clarification-please/m-p/1028164#M151891</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Philip,&lt;/P&gt;&lt;P&gt;Hope you are doing well.&lt;/P&gt;&lt;P&gt;The table you are referring to was made for easier reference when checking the speeds you reach, in regards to the settings configured. As you mentioned the actual register does not have them adjacent. Neither the DSE, SRE and Speed are in the order seen in the register.&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is in ascending order first of DSE, then SRE (so this means the first four rows are when SRE = 0) and then Speed.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/101132i978D76ADC9E0169D/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Sabina&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 29 Mar 2020 16:36:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Ref-Manual-GPIO-config-clarification-please/m-p/1028164#M151891</guid>
      <dc:creator>Sabina_Bruce</dc:creator>
      <dc:date>2020-03-29T16:36:47Z</dc:date>
    </item>
  </channel>
</rss>

