<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX6UL asrc SAI clock source in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-asrc-SAI-clock-source/m-p/1023442#M151253</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;page 517 of the IMX6ULL reference manual it is stated that the clocks for the asrc filter can be provided by the Serial Audio Interface SAI (see image below).&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/91846iFD2BC3D009244168/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;However the description of the Clock Source Register (ASRC_ASRCSR) at chapter 16.7.5 page 534 does not describe which bit clock corresponds to which physical clock.&lt;/P&gt;&lt;P&gt;My question is what is the source register setting for SAI1 RX clock on asrc pair A output? And is there a section describing Bit Clocks 0 to E?&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Manuel BA.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 21 Nov 2019 14:14:18 GMT</pubDate>
    <dc:creator>manuel_soledge</dc:creator>
    <dc:date>2019-11-21T14:14:18Z</dc:date>
    <item>
      <title>IMX6UL asrc SAI clock source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-asrc-SAI-clock-source/m-p/1023442#M151253</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;page 517 of the IMX6ULL reference manual it is stated that the clocks for the asrc filter can be provided by the Serial Audio Interface SAI (see image below).&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/91846iFD2BC3D009244168/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;However the description of the Clock Source Register (ASRC_ASRCSR) at chapter 16.7.5 page 534 does not describe which bit clock corresponds to which physical clock.&lt;/P&gt;&lt;P&gt;My question is what is the source register setting for SAI1 RX clock on asrc pair A output? And is there a section describing Bit Clocks 0 to E?&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Manuel BA.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Nov 2019 14:14:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-asrc-SAI-clock-source/m-p/1023442#M151253</guid>
      <dc:creator>manuel_soledge</dc:creator>
      <dc:date>2019-11-21T14:14:18Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6UL asrc SAI clock source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-asrc-SAI-clock-source/m-p/1023443#M151254</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Manuel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look at sect.9.2.6 Asynchronous Sample Rate Converter (ASRC),&lt;/P&gt;&lt;P&gt;Table 9-1. ASRC Muxed Input Clocks&amp;nbsp; &lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX6ULLRM" target="_blank"&gt;&lt;STRONG&gt;i.MX 6ULL Applications Processor Reference Manual&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Nov 2019 00:35:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-asrc-SAI-clock-source/m-p/1023443#M151254</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-11-22T00:35:13Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6UL asrc SAI clock source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-asrc-SAI-clock-source/m-p/1023444#M151255</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;Thank you for the answer. However I now have some more questions and observations. There are clock numbers that appear on both tables 9-1 and 9-2 (asrck_clock_4, 7, c and d).&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;Also in table 9-1 it says that the 4-position mux is controlled by 2 bits in the IOMUX GPR0 register (bits 16:17, 18:19, 20:21 and 22:23) but looking at that register definition the bits are marked as reserved (see image below section 32.4.1 page 1475-1476).&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/94085iEE47BBD14DDFC214/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; By comparing the documentation with the one of the IMX6D/Q I saw that in the IMX6DQRM there are no duplicate clock numbers in tables 9-13/9-14 (ASRC Muxed Input Clocks/ASRC Direct Clocks page 502/503) which seems to make more sense to me.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Also in this reference manual the IOMUX GPR0 register is indeed used to configure the asrc input clocks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Is it an error in the IMX6ULL reference manual GPR0 description? Or is table 9-1 Mux4:1 Control column wrong?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;&lt;P&gt;Manuel BA&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Nov 2019 09:31:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-asrc-SAI-clock-source/m-p/1023444#M151255</guid>
      <dc:creator>manuel_soledge</dc:creator>
      <dc:date>2019-11-22T09:31:38Z</dc:date>
    </item>
  </channel>
</rss>

