i.MX ProcessorsのトピックRe: i.MX6DQP Power-Down sequence.

i.MX6DQP Power-Down sequence.

takayuki_ishii — Thu, 12 Mar 2020 12:40:14 GMT

Hello community,

I have one question about Power-Down sequence for i.MX6DQP.

In Datasheet of i.MX 6DualPlus/6QuadPlus, IMX6DQPAEC rev 3, 11/2018,

Section 4.2.2 Power-Down Sequence say that

"There are no special restrictions for i.MX 6DualPlus/6QuadPlus SoC."

Is this applied only Supplies Contact in Table 95 ?

Or all contact both "Supplies Contact in Table 95." and "Functional Contact in Table 96." ?

Best regards,

Ishii.

Re: i.MX6DQP Power-Down sequence.

Yuri — Thu, 12 Mar 2020 13:16:28 GMT

Hello,

The power down requirements concern only power supply pins (mentioned in the Table 95).
All I/O pins must not be externally driven while the I/O power supply for the pin (NVCC_xxx)

is OFF. This can cause internal latch-up and malfunctions due to reverse current flows.

Regards,

Yuri.

Re: i.MX6DQP Power-Down sequence.

takayuki_ishii — Fri, 13 Mar 2020 02:04:40 GMT

Hello Yuri,

Thank you for your quick response.

Does it have some constraint between external drive off and I/O power supply off timing?

i.e. External driver must off faster than I/O power supply befor xx [ns].

Or is it OK to off at same time?

Best regards,

Ishii.

Re: i.MX6DQP Power-Down sequence.

Yuri — Fri, 13 Mar 2020 04:53:17 GMT

Hello,

Really there are no strict timing restrictions regarding external drive off and I/O

power supply off. So, the same time for the powers switching off is OK.

Regards,

Yuri.

Re: i.MX6DQP Power-Down sequence.

takayuki_ishii — Fri, 13 Mar 2020 05:17:33 GMT

Hello Yuri,

Thank you for your suggestion.

I will ask it to my customer.

Best regards,

Ishii.