<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: I2S vs PCM interface in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020650#M150961</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alessandro,&lt;/P&gt;&lt;P&gt;I'm facing the same&amp;nbsp;issue on a custom IMX8M board. I'm going to try your solution to support a Quectel PCM modem.&lt;/P&gt;&lt;P&gt;Any news from NXP support?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Davide&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 21 Apr 2020 10:20:20 GMT</pubDate>
    <dc:creator>davideballestre</dc:creator>
    <dc:date>2020-04-21T10:20:20Z</dc:date>
    <item>
      <title>I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020643#M150954</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I've always considered the I2S interface as a synchronised bus meant to transmit audio content in PCM format.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Now.. in my project I need to interface a GSM modem to the i.MX8 MQ processor.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;All (not only one) the datasheets of all the GSM modems that I've been considering refer to their audio interface as PCM (not I2S).&lt;/P&gt;&lt;P&gt;Signals seem different (although similar). The PCM interface doesn't differentiate between L and R channel and the sync signal only provides synchronisation between successive samples.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="text-decoration: underline;"&gt;&lt;EM&gt;GSM modem audio interface signals (PCM interface)&lt;/EM&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="PCM audio interface.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/97828i8EF77261A38C00DA/image-size/large?v=v2&amp;amp;px=999" role="button" title="PCM audio interface.jpg" alt="PCM audio interface.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;H1&gt;Question&lt;STRONG&gt;:&lt;/STRONG&gt;&lt;/H1&gt;&lt;P&gt;is it possible to configure the SAI in the iMX8 MQ processor to communicate with this standard?&amp;nbsp;&lt;/P&gt;&lt;P&gt;Not interested in details. For now I'd only need the name of the configuration that NXP uses to identify this standard (I2S, Codec/DSP modes, TDM, etc.).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and kind regards,&lt;/P&gt;&lt;P&gt;Alessandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Feb 2020 10:04:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020643#M150954</guid>
      <dc:creator>apiscozzo</dc:creator>
      <dc:date>2020-02-13T10:04:02Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020644#M150955</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alessandro&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt;is it possible to configure the SAI in the iMX8 MQ processor to communicate with this standard?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;sorry i.MX8MQ I2S does not support PCM format which described on &lt;A class="link-titled" href="https://en.wikipedia.org/wiki/Pulse-code_modulation" title="https://en.wikipedia.org/wiki/Pulse-code_modulation"&gt;Pulse-code modulation - Wikipedia&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Feb 2020 23:37:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020644#M150955</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-02-13T23:37:41Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020645#M150956</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor, thanks for your answer.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there any NXP official document showing the waveforms of the DSP/Codec functional mode of the SAI interface inside the iMX8 MQ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and regards,&lt;/P&gt;&lt;P&gt;Alessandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Feb 2020 09:13:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020645#M150956</guid>
      <dc:creator>apiscozzo</dc:creator>
      <dc:date>2020-02-14T09:13:51Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020646#M150957</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alessandro&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look at sect.3.9.11 SAI/I2S switching specifications&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/docs/en/data-sheet/IMX8MDQLQCEC.pdf" target="_blank"&gt;&lt;STRONG&gt;i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Data Sheet for Consumer Products&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;and sai appnotes for other processors, as sai is the same module:&lt;/P&gt;&lt;P&gt;AN12202 Using Synchronous Audio Interface (SAI) on S32K148&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN12202.pdf" title="https://www.nxp.com/docs/en/application-note/AN12202.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN12202.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Feb 2020 10:11:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020646#M150957</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-02-14T10:11:46Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020647#M150958</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks. Actually the first link shows the SAI waveforms only in I2S mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The second link shows exactly what I was looking for.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The DSP mode is described at page 4. This matches exactly the waveforms of my GSM module. So, if I could use this operating mode on the iMX8MQ, that would work.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The document that the second link refers to though, is about another processor: the S32K148,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Question:&lt;/P&gt;&lt;P&gt;Can I assume that there is no difference between the implementation of the SAI in the S32K148 and iMX8MQ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and kind regards,&lt;/P&gt;&lt;P&gt;Alessandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Feb 2020 10:18:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020647#M150958</guid>
      <dc:creator>apiscozzo</dc:creator>
      <dc:date>2020-02-14T10:18:39Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020648#M150959</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alessandro&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes in general SAI module is the same on both processors.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 15 Feb 2020 05:13:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020648#M150959</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-02-15T05:13:12Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020649#M150960</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;I think it's solved... I'm waiting for NXP's official feedback but&amp;nbsp;I think that “codec/DSP” functional mode (as any other SAI operating mode) is nothing but a configuration of the SYNC signal, polarities and width of involved signals.&lt;/P&gt;&lt;P&gt;So there won’t be any register telling the SAI to behave like a “PCM” interface or “DSP/Codec”, or “I2S” interface, but I2S, PCM and DSP/Codec interfaces are different configurations of&amp;nbsp;the signals involved&amp;nbsp;(mainly SCK and SYNC) setting individual registers.&lt;/P&gt;&lt;P&gt;Below an example of how to configure the SAI interface to communicate with the GSM module that I intend to use. Different information came from different sources.. it was a bit of a collage work but I think it makes sense.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="SAI config.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/100913iBE738F9783BE02D3/image-size/large?v=v2&amp;amp;px=999" role="button" title="SAI config.jpg" alt="SAI config.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 17 Feb 2020 10:32:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020649#M150960</guid>
      <dc:creator>apiscozzo</dc:creator>
      <dc:date>2020-02-17T10:32:44Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020650#M150961</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alessandro,&lt;/P&gt;&lt;P&gt;I'm facing the same&amp;nbsp;issue on a custom IMX8M board. I'm going to try your solution to support a Quectel PCM modem.&lt;/P&gt;&lt;P&gt;Any news from NXP support?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Davide&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Apr 2020 10:20:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020650#M150961</guid>
      <dc:creator>davideballestre</dc:creator>
      <dc:date>2020-04-21T10:20:20Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020651#M150962</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Davide,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;NXP has confirmed that the solution is correct.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Alessandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Apr 2020 08:15:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020651#M150962</guid>
      <dc:creator>apiscozzo</dc:creator>
      <dc:date>2020-04-22T08:15:24Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020652#M150963</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alessandro,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm also facing the same&amp;nbsp;issue on&amp;nbsp;IMX8MM.&lt;/P&gt;&lt;P&gt;In your scenario who is the PCM master? Quectel or IMX8?(I mean who generate the clk &amp;amp; sync?)&lt;/P&gt;&lt;P&gt;And how do you set your DAI fmt for PCM interface(SAI)?&lt;/P&gt;&lt;P&gt;I was confuse on the PCM data formats, which one should I need to set?&lt;/P&gt;&lt;P&gt;ret = snd_soc_dai_set_fmt(cpu_dai,&amp;nbsp;SND_SOC_DAI_FORMAT_DSP_A | SND_SOC_DAIFMT_NB_NF | SND_SOC_DAIFMT_CBM_CFM);&lt;/P&gt;&lt;DIV&gt;&lt;SPAN lang="en"&gt;&lt;SPAN title=""&gt;If you can help on this, it would be great.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Jun 2020 02:47:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1020652#M150963</guid>
      <dc:creator>jimi_lin</dc:creator>
      <dc:date>2020-06-30T02:47:17Z</dc:date>
    </item>
    <item>
      <title>Re: I2S vs PCM interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1405593#M186356</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/116956" target="_blank"&gt;@apiscozzo&lt;/A&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We have the same problem with i.mx8mm.&lt;BR /&gt;Did you finally succeed in sending and receiving PCM with SAI?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Ko-hey&lt;/P&gt;</description>
      <pubDate>Thu, 27 Jan 2022 00:17:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I2S-vs-PCM-interface/m-p/1405593#M186356</guid>
      <dc:creator>ko-hey</dc:creator>
      <dc:date>2022-01-27T00:17:09Z</dc:date>
    </item>
  </channel>
</rss>

