topic Re: i.MX 6ULL Ethernet RMII Interface Issue in i.MX Processors

i.MX 6ULL Ethernet RMII Interface Issue

jilujohn — Tue, 10 Mar 2020 06:35:22 GMT

Hi,

We have used the NXP processor, MCIMX6Y2CVM08AB (i.MX 6ULL) in our design. We are having an issue with ethernet interface using TI PHY (DP83849I). The connection is as follows.

RMII
Clock is driven by PHY to Processor (Pin Name: ENET1_TX_CLK, Muxed Pin: ENET1_REF_CLK)
All other connections are similar to the NXP reference board except the 50Mhz clock.

Attached the block diagram of the clock connection also the related schematic pages.

Please confirm if connections are correct and the processor Pin (ENET1_TX_CLK) can work as an input. Also are there any configurations in software required for proper functioning of this interface. Please advice.

Re: i.MX 6ULL Ethernet RMII Interface Issue

igorpadykov — Tue, 10 Mar 2020 10:11:48 GMT

Hi Jilu

yes clock may be provided externally, one can look at uboot function setup_fec()

and IOMUXC_GPR_GPR1, bits ENET_CLK_SEL description in reference manual

mx6ullevk.c\mx6ullevk\freescale\board - uboot-imx - i.MX U-Boot

Also may be useful:

Ethernet problem with i.MX 7Dual and DP83849IVS PHY

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: i.MX 6ULL Ethernet RMII Interface Issue

jilujohn — Tue, 10 Mar 2020 13:18:20 GMT

Hi Igor,

Thanks for your response.

We have already checked the same.

Could you please check whether our schematics connections are correct or not.

Re: i.MX 6ULL Ethernet RMII Interface Issue

igorpadykov — Wed, 11 Mar 2020 01:05:36 GMT

Hi Jilu

I think schematic is correct.

Best regards
igor

Re: i.MX 6ULL Ethernet RMII Interface Issue

jilujohn — Wed, 11 Mar 2020 07:31:03 GMT

Hi Igor,

Thanks for you feedback.

Re: i.MX 6ULL Ethernet RMII Interface Issue

jilujohn — Wed, 11 Mar 2020 09:44:42 GMT

Hi Igor,

After setting the IOMUXC_GPR_GPR1 registers bits 13, 14, 17, 18 in U-boot only we are able to note the increase in TX and RX bytes for both the Ethernet interfaces while giving ifconfig command.

We connected our board to the laptop via the Ethernet port by creating a static IP connection between those two. When we try to ping the laptop from the board, we are able to ping from only one Ethernet interface and in another Ethernet interface we are not able to ping. When we checked the packets transferred in the interface in laptop using Wireshark, we found that the laptop is also replying to the ping request coming from the 2nd Ethernet interface but in the board's console there is no ping success prints.

So, please advice us any if configuration change is needed for the 2nd Ethernet interface to work correctly.

Re: i.MX 6ULL Ethernet RMII Interface Issue

igorpadykov — Wed, 11 Mar 2020 11:07:09 GMT

Hi Jilu

may be useful to look on

i.MX6ULL using both ethernet ports, but ENET1 won't work

Best regards
igor