<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: About SDRAM initialization sequence in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008658#M149391</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; The recommendation is to use the sequence in the Aid tool&lt;/P&gt;&lt;P&gt;(and the DDR Stress) - that is - the options are not needed.&amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 20 Jan 2020 07:31:21 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2020-01-20T07:31:21Z</dc:date>
    <item>
      <title>About SDRAM initialization sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008655#M149388</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Hello,Community&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Register list of initialization sequence is described in section 9.2.4.7 of i.MX 7Dual Applications Processor Reference Manual, Rev. 1, 01/2018.&lt;BR /&gt;On the other hand, the initialization sequence of LPDDR3 device or JESD209-3C is as shown in the attached file.&lt;BR /&gt;Attachments include optional precharge ALL commands and CA training.&lt;BR /&gt;When the processing is performed according to the register list of the initialization sequence in section 9.2.4.7, are the options executed?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;If options are not executed, can I add them?&lt;BR /&gt;If you can add an option, please tell me how.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit;"&gt;best regards&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit;"&gt;Goto&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jan 2020 10:00:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008655#M149388</guid>
      <dc:creator>goto11</dc:creator>
      <dc:date>2020-01-14T10:00:52Z</dc:date>
    </item>
    <item>
      <title>Re: About SDRAM initialization sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008656#M149389</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; It may be recommended to use &lt;A href="https://community.nxp.com/docs/DOC-152468"&gt;https://community.nxp.com/docs/DOC-152468&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;-------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note:&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jan 2020 07:46:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008656#M149389</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2020-01-15T07:46:54Z</dc:date>
    </item>
    <item>
      <title>Re: About SDRAM initialization sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008657#M149390</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="background-color: #ffffff; border: 0px; font-weight: inherit; "&gt;Hello,&lt;SPAN&gt;Yuri.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="background-color: #ffffff; border: 0px; font-weight: inherit; "&gt;Could you tell me about the following questions?&lt;BR /&gt;I checked the reply above but couldn't understand.&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="background-color: #ffffff; border: 0px; font-weight: inherit; "&gt;Question excerpt&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="border: 0px;"&gt;Register list of initialization sequence is described in section 9.2.4.7 of i.MX 7Dual Applications Processor Reference Manual, Rev. 1, 01/2018.&lt;BR /&gt;On the other hand, the initialization sequence of LPDDR3 device or JESD209-3C is as shown in the attached file.&lt;BR /&gt;Attachments include optional precharge ALL commands and CA training.&lt;BR /&gt;When the processing is performed according to the register list of the initialization sequence in section 9.2.4.7, are the options executed?&lt;/P&gt;&lt;P style="border: 0px;"&gt;&lt;BR /&gt;If options are not executed, can I add them?&lt;BR /&gt;If you can add an option, please tell me how.&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit;"&gt;best regards&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&lt;SPAN style="border: 0px; font-weight: inherit;"&gt;Goto&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jan 2020 08:29:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008657#M149390</guid>
      <dc:creator>goto11</dc:creator>
      <dc:date>2020-01-15T08:29:46Z</dc:date>
    </item>
    <item>
      <title>Re: About SDRAM initialization sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008658#M149391</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; The recommendation is to use the sequence in the Aid tool&lt;/P&gt;&lt;P&gt;(and the DDR Stress) - that is - the options are not needed.&amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 20 Jan 2020 07:31:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-SDRAM-initialization-sequence/m-p/1008658#M149391</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2020-01-20T07:31:21Z</dc:date>
    </item>
  </channel>
</rss>

