<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX6S PMU_REG_CORE reset value in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002380#M148586</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;SPAN&gt;Sugiyama&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes &lt;SPAN&gt; your guess is correct, this is typo in reference manual.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 24 Dec 2019 04:55:11 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-12-24T04:55:11Z</dc:date>
    <item>
      <title>i.MX6S PMU_REG_CORE reset value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002378#M148584</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'd like to know about PMU_REG_CORE value.&lt;/P&gt;&lt;P&gt;According to reference manual, its register value is 0x00402010. The value of&amp;nbsp;REG0_TARG is 0x80 means&amp;nbsp; core voltage is 1.1V. It doesn't meet 1.125V at 792MHz min voltage as default. Then I read the register value just after reset, the register value is 0x12 that means 1.150V. It is meet the spec.&lt;/P&gt;&lt;P&gt;Does it means typo of reference manual or boot rom change it?&lt;/P&gt;&lt;P&gt;I checked u-boot, but it changed another value&amp;nbsp;&amp;nbsp;0x004c0012.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Sugiyama&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Dec 2019 07:34:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002378#M148584</guid>
      <dc:creator>sugiyamatoshihi</dc:creator>
      <dc:date>2019-12-20T07:34:59Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6S PMU_REG_CORE reset value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002379#M148585</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I checked&amp;nbsp;the other reference manual of i.MX6 series.&lt;/P&gt;&lt;P&gt;i.MX 6DQP&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;PMU_REG_CORE=0x00482412&amp;nbsp;&amp;nbsp;&lt;SPAN&gt;REG1 is for VPU/GPU&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;i.MX 6DQ, 6SDL&amp;nbsp;&amp;nbsp;&lt;SPAN&gt;PMU_REG_CORE=0x00402010&amp;nbsp;&amp;nbsp;REG1 is for VPU/GPU&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;i.MX 6SX&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; PMU_REG_CORE=0x00482012&amp;nbsp; REG1 is for PCIe&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I suppose the reset value of&amp;nbsp;PMU_REG_COREis typo, since reference manual of i.MX 6DQ,SDL didn't update.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Is my guess correct?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Sugiyama&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Dec 2019 00:52:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002379#M148585</guid>
      <dc:creator>sugiyamatoshihi</dc:creator>
      <dc:date>2019-12-24T00:52:15Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6S PMU_REG_CORE reset value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002380#M148586</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;SPAN&gt;Sugiyama&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes &lt;SPAN&gt; your guess is correct, this is typo in reference manual.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Dec 2019 04:55:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002380#M148586</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-12-24T04:55:11Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6S PMU_REG_CORE reset value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002381#M148587</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for your answer.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&amp;nbsp;I understood default value&amp;nbsp; PMU_REG_CORE=0x00482412 for i.MX6DQ and SDL was correct.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Best Regards&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Sugiyama&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Dec 2019 05:45:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6S-PMU-REG-CORE-reset-value/m-p/1002381#M148587</guid>
      <dc:creator>sugiyamatoshihi</dc:creator>
      <dc:date>2019-12-24T05:45:57Z</dc:date>
    </item>
  </channel>
</rss>

