<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX8 MIPI CSI PHY CLOCK-Max frequency in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-MIPI-CSI-PHY-CLOCK-Max-frequency/m-p/992152#M147222</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;MIPI CSI controller by itself supports up to 1.5Gbps per lane.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 18 Dec 2019 06:27:37 GMT</pubDate>
    <dc:creator>b36401</dc:creator>
    <dc:date>2019-12-18T06:27:37Z</dc:date>
    <item>
      <title>IMX8 MIPI CSI PHY CLOCK-Max frequency</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-MIPI-CSI-PHY-CLOCK-Max-frequency/m-p/992151#M147221</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm working on MIPI CSI camera. My camera is sending mipi clock rate at 750 MHz. IMX8 EVK could not receive mipi data completely, there are some missing pixels. My setting is Phy clock at 333 MHz. With same setting in NXP, I reduce mipi clock to 350 MHz. Everything is working good. What is the maximum CSI PHY clock frequency?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;James&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 17 Dec 2019 15:45:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-MIPI-CSI-PHY-CLOCK-Max-frequency/m-p/992151#M147221</guid>
      <dc:creator>james_kim</dc:creator>
      <dc:date>2019-12-17T15:45:22Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 MIPI CSI PHY CLOCK-Max frequency</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-MIPI-CSI-PHY-CLOCK-Max-frequency/m-p/992152#M147222</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;MIPI CSI controller by itself supports up to 1.5Gbps per lane.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 18 Dec 2019 06:27:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-MIPI-CSI-PHY-CLOCK-Max-frequency/m-p/992152#M147222</guid>
      <dc:creator>b36401</dc:creator>
      <dc:date>2019-12-18T06:27:37Z</dc:date>
    </item>
  </channel>
</rss>

