<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: How to enable ocram for Cortex-m4 programming</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/How-to-enable-ocram-for-Cortex-m4-programming/m-p/989837#M146983</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, Shuangpeng,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The same thread has&amp;nbsp;created by Rui. See&amp;nbsp;&lt;A href="https://community.nxp.com/thread/517698"&gt;https://community.nxp.com/thread/517698&lt;/A&gt;&amp;nbsp; &amp;nbsp;as reference.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Shuyang&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 20 Nov 2019 00:51:10 GMT</pubDate>
    <dc:creator>shuyang_guan</dc:creator>
    <dc:date>2019-11-20T00:51:10Z</dc:date>
    <item>
      <title>How to enable ocram for Cortex-m4 programming</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-enable-ocram-for-Cortex-m4-programming/m-p/989836#M146982</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Shuyang Guan,&lt;/P&gt;&lt;P&gt;when programming with Cortex-M4 in i.MX8x, we found that the total size of TCM is 256k, &lt;BR /&gt;this size is too small to meet our some product application requirements.&lt;BR /&gt;so we plan to enable ocram for Cortex-M4, take i.MX8x DualX for example, &lt;BR /&gt;we can use TCM as code section and use ocram as data section, please help us to check whether it is available or not .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Nov 2019 01:40:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-enable-ocram-for-Cortex-m4-programming/m-p/989836#M146982</guid>
      <dc:creator>双朋赵</dc:creator>
      <dc:date>2019-11-14T01:40:10Z</dc:date>
    </item>
    <item>
      <title>Re: How to enable ocram for Cortex-m4 programming</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-enable-ocram-for-Cortex-m4-programming/m-p/989837#M146983</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, Shuangpeng,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The same thread has&amp;nbsp;created by Rui. See&amp;nbsp;&lt;A href="https://community.nxp.com/thread/517698"&gt;https://community.nxp.com/thread/517698&lt;/A&gt;&amp;nbsp; &amp;nbsp;as reference.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Shuyang&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Nov 2019 00:51:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-enable-ocram-for-Cortex-m4-programming/m-p/989837#M146983</guid>
      <dc:creator>shuyang_guan</dc:creator>
      <dc:date>2019-11-20T00:51:10Z</dc:date>
    </item>
    <item>
      <title>Re: How to enable ocram for Cortex-m4 programming</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-enable-ocram-for-Cortex-m4-programming/m-p/989838#M146984</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;From the hardware point of view, the answer is: yes, it is possible to use TCM for code section and OCRAM for data section in i.MX8X Cortex-M4 programming. For example, please refer to the Table 2-20 "CM4_0 memory map" of the i.MX 8DualX/8DualXPlus/8QuadXPlus Applications Processor Reference Manual Rev.E document, available on the processor's Documentation web page:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i.mx-applications-processors/i.mx-8-processors/i.mx-8x-family-arm-cortex-a35-3d-graphics-4k-video-dsp-error-correcting-code-on-ddr:i.MX8X?tab=Documentation_Tab" target="test_blank"&gt;https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i.mx-applications-processors/i.mx-8-processors/i.mx-8x-family-arm-cortex-a35-3d-graphics-4k-video-dsp-error-correcting-code-on-ddr:i.MX8X?tab=Documentation_Tab&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In particular, it shows the 256kB OCRAM alias in the 0x21100000 to 0x2113FFFF address range of the CM4 core.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;BR /&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Nov 2019 07:55:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-enable-ocram-for-Cortex-m4-programming/m-p/989838#M146984</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2019-11-20T07:55:34Z</dc:date>
    </item>
  </channel>
</rss>

