<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: imx8qxp  interrupt question in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985858#M146433</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Can you posted the figure please?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 31 Oct 2019 21:49:20 GMT</pubDate>
    <dc:creator>nxf54271</dc:creator>
    <dc:date>2019-10-31T21:49:20Z</dc:date>
    <item>
      <title>imx8qxp  interrupt question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985856#M146431</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For the imx8qxp what does the number 8 on this line mean? I can't find it in the manual reference.&lt;BR /&gt;i2c0_csi0: i2c@58226000 {&lt;BR /&gt;compatible = "fsl,imx8qm-lpi2c";&lt;BR /&gt;reg = &amp;lt;0x0 0x58226000 0x0 0x1000&amp;gt;;&lt;BR /&gt;interrupts = &amp;lt;8 IRQ_TYPE_LEVEL_HIGH&amp;gt;; &amp;lt;------------------------------------&lt;BR /&gt;interrupt-parent = &amp;lt;&amp;amp;irqsteer_csi&amp;gt;;&lt;BR /&gt;clocks = &amp;lt;&amp;amp;clk IMX8QXP_CSI0_I2C0_CLK&amp;gt;,&lt;BR /&gt;&amp;lt;&amp;amp;clk IMX8QXP_CSI0_I2C0_IPG_CLK&amp;gt;;&lt;BR /&gt;clock-names = "per", "ipg";&lt;BR /&gt;assigned-clocks = &amp;lt;&amp;amp;clk IMX8QXP_CSI0_I2C0_CLK&amp;gt;;&lt;BR /&gt;assigned-clock-rates = &amp;lt;24000000&amp;gt;;&lt;BR /&gt;power-domains = &amp;lt;&amp;amp;pd_mipi_csi_i2c0&amp;gt;;&lt;BR /&gt;status = "disabled";&lt;BR /&gt;};&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 30 Oct 2019 19:58:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985856#M146431</guid>
      <dc:creator>nxf54271</dc:creator>
      <dc:date>2019-10-30T19:58:17Z</dc:date>
    </item>
    <item>
      <title>Re: imx8qxp  interrupt question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985857#M146432</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Cesar,&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;DIV class=""&gt;   &lt;P style="min-height: 8pt; padding: 0px;"&gt;The interrupt 8 in the code snippet there is for the lpi2c module. It goes into the local interrupt steer block of Figure 15-12 of the Reference manual.&lt;/P&gt;      &lt;DIV class=""&gt;    &lt;P&gt;Unfortunately, this info is currently missing from the RM as well as from internal architectural documents. The good news is that R&amp;amp;D is aware of the lack of documentation and is working on generating it. The 8QM RM is undergoing the update first; the QXP RM should follow. Sorry for the inconvenience.&lt;/P&gt;    &lt;P&gt;Regards&lt;/P&gt;   &lt;/DIV&gt; &lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Oct 2019 20:59:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985857#M146432</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2019-10-31T20:59:26Z</dc:date>
    </item>
    <item>
      <title>Re: imx8qxp  interrupt question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985858#M146433</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Can you posted the figure please?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Oct 2019 21:49:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985858#M146433</guid>
      <dc:creator>nxf54271</dc:creator>
      <dc:date>2019-10-31T21:49:20Z</dc:date>
    </item>
    <item>
      <title>Re: imx8qxp  interrupt question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985859#M146434</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/91898i35BB316E77EE56D0/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Oct 2019 22:05:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-interrupt-question/m-p/985859#M146434</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2019-10-31T22:05:37Z</dc:date>
    </item>
  </channel>
</rss>

