<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic UART Parity Setting on IMX8MM in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/UART-Parity-Setting-on-IMX8MM/m-p/972788#M144813</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;How do I find the register map for the UARTS on the IMX8MM? I reviewed the header files in the SDK and looked for specifics on the data sheet for the IMX8MM but I see no mention of the uart chip model?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am specifically interested in knowing of the UART supports always set/clr on the parity bit?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 26 Aug 2019 15:35:13 GMT</pubDate>
    <dc:creator>tom_orsi1</dc:creator>
    <dc:date>2019-08-26T15:35:13Z</dc:date>
    <item>
      <title>UART Parity Setting on IMX8MM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/UART-Parity-Setting-on-IMX8MM/m-p/972788#M144813</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;How do I find the register map for the UARTS on the IMX8MM? I reviewed the header files in the SDK and looked for specifics on the data sheet for the IMX8MM but I see no mention of the uart chip model?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am specifically interested in knowing of the UART supports always set/clr on the parity bit?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Tom&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Aug 2019 15:35:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/UART-Parity-Setting-on-IMX8MM/m-p/972788#M144813</guid>
      <dc:creator>tom_orsi1</dc:creator>
      <dc:date>2019-08-26T15:35:13Z</dc:date>
    </item>
    <item>
      <title>Re: UART Parity Setting on IMX8MM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/UART-Parity-Setting-on-IMX8MM/m-p/972789#M144814</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Thomas,&lt;/P&gt;&lt;P&gt;The Parity enable and parity type are configured with PREN and PROE fields of UARTx_UCR2 register, described on chapter 16.2.13.4 of the &lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX8MMRM"&gt;i.MX8M Mini Reference Manual&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="parity 8mm.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/89444i1FF11C96F738EFB3/image-size/large?v=v2&amp;amp;px=999" role="button" title="parity 8mm.png" alt="parity 8mm.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Hope this will be useful for you.&lt;BR /&gt;Best regards!&lt;BR /&gt;/Carlos&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Aug 2019 20:01:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/UART-Parity-Setting-on-IMX8MM/m-p/972789#M144814</guid>
      <dc:creator>CarlosCasillas</dc:creator>
      <dc:date>2019-08-26T20:01:25Z</dc:date>
    </item>
  </channel>
</rss>

