<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: About GPIO1 source INT0-INT7 interrupt requests</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/About-GPIO1-source-INT0-INT7-interrupt-requests/m-p/970821#M144607</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Goto&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;your understanding about correspondence is correct.&lt;/P&gt;&lt;P&gt;Also yes, interrupt with the higher priority the smaller the IRQ number.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 08 Aug 2019 23:26:38 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-08-08T23:26:38Z</dc:date>
    <item>
      <title>About GPIO1 source INT0-INT7 interrupt requests</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-GPIO1-source-INT0-INT7-interrupt-requests/m-p/970820#M144606</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,community&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is the correspondence between INT7 to INT0 and GPIO1pin from IRQ56 to IRQ63 in Table 7-1 as follows?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;IRQ56 INT7 ・・・GPIO1_IO07pin&lt;BR /&gt;IRQ57 INT6 ・・・GPIO1_IO06pin&lt;BR /&gt;...&lt;BR /&gt;IRQ63 INT0 ・・・GPIO1_IO00pin&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Is the interrupt with the higher priority the smaller the IRQ number?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;BR /&gt;Goto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Aug 2019 10:49:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-GPIO1-source-INT0-INT7-interrupt-requests/m-p/970820#M144606</guid>
      <dc:creator>goto11</dc:creator>
      <dc:date>2019-08-08T10:49:14Z</dc:date>
    </item>
    <item>
      <title>Re: About GPIO1 source INT0-INT7 interrupt requests</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-GPIO1-source-INT0-INT7-interrupt-requests/m-p/970821#M144607</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Goto&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;your understanding about correspondence is correct.&lt;/P&gt;&lt;P&gt;Also yes, interrupt with the higher priority the smaller the IRQ number.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Aug 2019 23:26:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-GPIO1-source-INT0-INT7-interrupt-requests/m-p/970821#M144607</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-08-08T23:26:38Z</dc:date>
    </item>
  </channel>
</rss>

