<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX.6 IPU Adv7611 external syncs</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX-6-IPU-Adv7611-external-syncs/m-p/968934#M144301</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Michael,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You assumption are correct with the IPU is not possible change to external/gate clock mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 11 Oct 2019 14:48:32 GMT</pubDate>
    <dc:creator>Bio_TICFSL</dc:creator>
    <dc:date>2019-10-11T14:48:32Z</dc:date>
    <item>
      <title>iMX.6 IPU Adv7611 external syncs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-6-IPU-Adv7611-external-syncs/m-p/968933#M144300</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have a system on the iMX6Q using the ADV7611 configured for BT.1120 YUV4228.&amp;nbsp; Everything is working fine, however, we are having an issue when it comes to passing compliance.&amp;nbsp; One of the suggestions was to switch to using external syncs (vsync,hsync,de).&amp;nbsp; I wanted to confirm that given the pinout&amp;nbsp;from the ADV7611 seen below and what I'm reading in the iMX6 reference manual, specifically the&amp;nbsp;IPU Sensor Interface Signal Mapping section, that it is not possible to switch to external/gated clock mode?&amp;nbsp; The subnotes 7/8 state that syncs must be embedded in the signal.&amp;nbsp; Essentially just want to confirm that I'm interpreting this correctly.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/90688i632432CA42793FBF/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_3.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/90689i3656E2485A9C214E/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/90727iB1C62BC46059D3FF/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Oct 2019 17:56:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-6-IPU-Adv7611-external-syncs/m-p/968933#M144300</guid>
      <dc:creator>mdonahoe</dc:creator>
      <dc:date>2019-10-10T17:56:35Z</dc:date>
    </item>
    <item>
      <title>Re: iMX.6 IPU Adv7611 external syncs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-6-IPU-Adv7611-external-syncs/m-p/968934#M144301</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Michael,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You assumption are correct with the IPU is not possible change to external/gate clock mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Oct 2019 14:48:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-6-IPU-Adv7611-external-syncs/m-p/968934#M144301</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2019-10-11T14:48:32Z</dc:date>
    </item>
  </channel>
</rss>

