<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: imx6q[pop] : LPDDR2 Interleaving by software in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967503#M144085</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi AMANUEL&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look at below lpddr2 script example (Dual channel/Interleaved mapping)&lt;/P&gt;&lt;P&gt;which could be implemented in plugin, not dcd configuration:&lt;/P&gt;&lt;P&gt;/* Switch PL301_FAST2 to DDR Dual-channel mapping*/&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" class="link-titled" href="https://community.nxp.com/message/407461?commentID=407461#comment-407461" title="https://community.nxp.com/message/407461?commentID=407461#comment-407461"&gt;https://community.nxp.com/message/407461?commentID=407461#comment-407461&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 24 Aug 2019 12:49:27 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-08-24T12:49:27Z</dc:date>
    <item>
      <title>imx6q[pop] : LPDDR2 Interleaving by software</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967502#M144084</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have a custom board based on the imx6q pop with 2GB LPDDR2. The default configuration boots the device with the lpddr2 memory in 2x32 fixed mode. I now have a requirement&amp;nbsp;to enable 4KB interleaving for the memory.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I want to be able to do this without hardware modification.&amp;nbsp;I've tested/confirmed that by chaining (rework) the boot config pins I'm able to use the interleaving mode, but this is the least desired method.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I also know that I can blow the fuses with settings for interleaving,&amp;nbsp;i'm leaving this option as a last resort.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there a way to enable this functionality entirely by some software mechanisms?&amp;nbsp; Below are the options i'm wondering about now, in order of preference.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;1 - Can I use some DCD configurations to enable interleaving? If so, would you have an example?&lt;/P&gt;&lt;P&gt;2 - How about OTP shadow registers? Is there some mechanism that'd allow me to modify and use the updated values to enable interleaving? I've seen in the reference manual that I can reload shadow registers but I'm not sure what this actually does, or if it's even applicable to what i'm trying to do.&amp;nbsp;&lt;/P&gt;&lt;P&gt;3 - Use&amp;nbsp;PERSIST_OVERRIDE_SBMR1 (SRC_GPR10[28]) after&amp;nbsp;setting SRC_GPR9 to correct values for interleaving. This would require a WDOG reset so it's my least preferred of the software methods.&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Please advise on best route.&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 23 Aug 2019 19:29:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967502#M144084</guid>
      <dc:creator>amanueltibebu</dc:creator>
      <dc:date>2019-08-23T19:29:53Z</dc:date>
    </item>
    <item>
      <title>Re: imx6q[pop] : LPDDR2 Interleaving by software</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967503#M144085</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi AMANUEL&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look at below lpddr2 script example (Dual channel/Interleaved mapping)&lt;/P&gt;&lt;P&gt;which could be implemented in plugin, not dcd configuration:&lt;/P&gt;&lt;P&gt;/* Switch PL301_FAST2 to DDR Dual-channel mapping*/&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" class="link-titled" href="https://community.nxp.com/message/407461?commentID=407461#comment-407461" title="https://community.nxp.com/message/407461?commentID=407461#comment-407461"&gt;https://community.nxp.com/message/407461?commentID=407461#comment-407461&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 24 Aug 2019 12:49:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967503#M144085</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-08-24T12:49:27Z</dc:date>
    </item>
    <item>
      <title>Re: imx6q[pop] : LPDDR2 Interleaving by software</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967504#M144086</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;BR /&gt;I've tried to set this value in the include files I tried using the imx ddr stress tools. The tools complain that this address is outside of allowed address ranges.&amp;nbsp;&lt;BR /&gt;I've also tried to set this value in the uboot .cfg file but the board hangs.&amp;nbsp;&lt;BR /&gt;What do you mean by "could be implemented in plugin"?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Aug 2019 13:47:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967504#M144086</guid>
      <dc:creator>amanueltibebu</dc:creator>
      <dc:date>2019-08-26T13:47:55Z</dc:date>
    </item>
    <item>
      <title>Re: imx6q[pop] : LPDDR2 Interleaving by software</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967505#M144087</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi AMANUEL&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;for "address is outside of allowed address ranges" one can check FAQ&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;i.MX6/7 DDR Stress Test Tool V3.00&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt;I've also tried to set this value in the uboot .cfg file but the board hangs.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;right, as stated in first answer:&lt;/P&gt;&lt;P&gt;"lpddr2 script example (Dual channel/Interleaved mapping)&lt;/P&gt;&lt;P&gt;which could be implemented in plugin, not dcd configuration:"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;uboot .cfg file is dcd configuration.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For "plugin" mode one can check Boot Chapter of Reference Manual.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Aug 2019 15:22:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6q-pop-LPDDR2-Interleaving-by-software/m-p/967505#M144087</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-08-26T15:22:21Z</dc:date>
    </item>
  </channel>
</rss>

