iMX8M Mini Power Sequencing

omar_wolfe-huss — Fri, 06 Sep 2019 10:37:15 GMT

Hi,

In the data sheet for the iMX8M Mini this table is given for the power up sequence:

Does this mean that if all the power rails are brought up simultaneously (as the minimum time for all rails to rail delays is 0ms) and then RTC_RESET_B is released some time later full and proper operation can be expected?

Likewise if all the rails are shutdown simultaneously will there be any adverse effects?

Many thanks

Re: iMX8M Mini Power Sequencing

Yuri — Mon, 09 Sep 2019 06:59:02 GMT

Hello,

Note, timings T1, T2, T3 are based on NVCC_SNVS_1P8 start moment,
but T4 - T13 are based on PMIC_ON_REQ, because t1 is uncertain period.

In both groups all voltages can start their rising simultaneously in the groups.

Have a great day,

Yuri

-------------------------------------------------------------------------------

Note:

- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored

Please open a new thread and refer to the closed one, if you have a related question at a later point in time.

topic Re: iMX8M Mini Power Sequencing in i.MX Processors

iMX8M Mini Power Sequencing

Re: iMX8M Mini Power Sequencing