<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Can Cortex-M4 core use OCRAM without conflicting by linux or u-boot? in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Can-Cortex-M4-core-use-OCRAM-without-conflicting-by-linux-or-u/m-p/949438#M141979</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kashiwagi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You could refer to U-Boot source code to determinate on which memory is running. On i.MX8M series, it was also included the use of the SPL, so, it may be required to also consider this. The following thread seems to be related:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/471338"&gt;Building SPL/u-boot to boot from SD on i.MX 8M QUAD EVK&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also, SPL is described on the link below, you could use it as reference:&lt;/P&gt;&lt;P&gt;&lt;A href="http://trac.gateworks.com/wiki/ventana/bootloader"&gt;http://trac.gateworks.com/wiki/ventana/bootloader&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Additionally, in case of lacking capacity of the TCM, the M4 core could also run from DRAM; please refer to chapter 6 of “Getting Started with MCUXpresso SDK i.MX 8M Devices” document.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this will be useful for you.&lt;BR /&gt;Best regards!&lt;BR /&gt;/Carlos&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 23 Aug 2019 01:02:54 GMT</pubDate>
    <dc:creator>CarlosCasillas</dc:creator>
    <dc:date>2019-08-23T01:02:54Z</dc:date>
    <item>
      <title>Can Cortex-M4 core use OCRAM without conflicting by linux or u-boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Can-Cortex-M4-core-use-OCRAM-without-conflicting-by-linux-or-u/m-p/949437#M141978</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Community.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm making a program for the CM4 core. I would like to use OCRAM because TCM seems to lack capacity.&lt;/P&gt;&lt;P&gt;I think that linux doesn't seem to use OCRAM, but I didn't know if u-boot was using it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does anyone know how OCRAM is used by u-boot and linux?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;(It is good for me that OCRAM is only used by BootROM.)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regrads,&lt;/P&gt;&lt;P&gt;T.Kashiwagi&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 21 Aug 2019 01:45:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Can-Cortex-M4-core-use-OCRAM-without-conflicting-by-linux-or-u/m-p/949437#M141978</guid>
      <dc:creator>Takashi_Kashiwagi</dc:creator>
      <dc:date>2019-08-21T01:45:34Z</dc:date>
    </item>
    <item>
      <title>Re: Can Cortex-M4 core use OCRAM without conflicting by linux or u-boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Can-Cortex-M4-core-use-OCRAM-without-conflicting-by-linux-or-u/m-p/949438#M141979</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kashiwagi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You could refer to U-Boot source code to determinate on which memory is running. On i.MX8M series, it was also included the use of the SPL, so, it may be required to also consider this. The following thread seems to be related:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/471338"&gt;Building SPL/u-boot to boot from SD on i.MX 8M QUAD EVK&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also, SPL is described on the link below, you could use it as reference:&lt;/P&gt;&lt;P&gt;&lt;A href="http://trac.gateworks.com/wiki/ventana/bootloader"&gt;http://trac.gateworks.com/wiki/ventana/bootloader&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Additionally, in case of lacking capacity of the TCM, the M4 core could also run from DRAM; please refer to chapter 6 of “Getting Started with MCUXpresso SDK i.MX 8M Devices” document.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this will be useful for you.&lt;BR /&gt;Best regards!&lt;BR /&gt;/Carlos&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 23 Aug 2019 01:02:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Can-Cortex-M4-core-use-OCRAM-without-conflicting-by-linux-or-u/m-p/949438#M141979</guid>
      <dc:creator>CarlosCasillas</dc:creator>
      <dc:date>2019-08-23T01:02:54Z</dc:date>
    </item>
    <item>
      <title>Re: Can Cortex-M4 core use OCRAM without conflicting by linux or u-boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Can-Cortex-M4-core-use-OCRAM-without-conflicting-by-linux-or-u/m-p/949439#M141980</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Carlos-san&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for responding.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for the material.&amp;nbsp;I will try it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The background, we will use CM4 core for monitoring Linux (CA53 Core).&lt;/P&gt;&lt;P&gt;So, I don't want to use the DRAM area as much as possible.&lt;/P&gt;&lt;P&gt;Because I think that DRAM is initialized by&amp;nbsp;DCD and u-boot.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;T.Kashiwagi&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 23 Aug 2019 06:26:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Can-Cortex-M4-core-use-OCRAM-without-conflicting-by-linux-or-u/m-p/949439#M141980</guid>
      <dc:creator>Takashi_Kashiwagi</dc:creator>
      <dc:date>2019-08-23T06:26:32Z</dc:date>
    </item>
  </channel>
</rss>

