<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX8 mini UART4 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935322#M140101</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have been trying to enable UART4 on our iMX8m Mini board.&lt;/P&gt;&lt;P&gt;I have read all the docs and reviewed other post concerning UART4 on the mini.&lt;/P&gt;&lt;P&gt;None help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to pin mux pad B8 and E6 which in the standard configuration are:&lt;/P&gt;&lt;P&gt;ECSPI2_MOSI and ECSPI2_SCLK to be used as UART4 TX and RX.&lt;/P&gt;&lt;P&gt;This looks like a valid configuration from all I have read.&lt;/P&gt;&lt;P&gt;I see the fsl-imx8mm.dtsi the following for UART4:&lt;/P&gt;&lt;P&gt;&amp;nbsp;uart4: serial@30a60000 {&lt;BR /&gt;&amp;nbsp;&amp;nbsp;compatible = "fsl,imx8mq-uart",&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; "fsl,imx6q-uart", "fsl,imx21-uart";&lt;BR /&gt;&amp;nbsp;&amp;nbsp;reg = &amp;lt;0x0 0x30a60000 0x0 0x10000&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;interrupts = &amp;lt;GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART4_ROOT&amp;gt;,&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;lt;&amp;amp;clk IMX8MM_CLK_UART4_ROOT&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;clock-names = "ipg", "per";&lt;BR /&gt;&amp;nbsp;&amp;nbsp;dmas = &amp;lt;&amp;amp;sdma1 28 4 0&amp;gt;, &amp;lt;&amp;amp;sdma1 29 4 0&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;dma-names = "rx", "tx";&lt;BR /&gt;&amp;nbsp;&amp;nbsp;status = "disabled";&lt;BR /&gt;&amp;nbsp;};&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The compatible line seems to be in error so I changed it to:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;compatible = "fsl,imx8mm-uart",&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; "fsl,imx6q-uart", "fsl,imx21-uart";&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I then added the following to the &amp;amp;iomuxc in my .dts file:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;pinctrl_uart4: uart4grp {&lt;BR /&gt;&amp;nbsp;fsl,pins = &amp;lt;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x00000116&lt;BR /&gt;&amp;nbsp;&amp;nbsp;MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x00000116&lt;BR /&gt;&amp;nbsp;&amp;gt;;&lt;BR /&gt;};&lt;/P&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;amp;uart4 {&lt;BR /&gt;&amp;nbsp;pinctrl-names = "default";&lt;BR /&gt;&amp;nbsp;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart4&amp;gt;;&lt;BR /&gt;&amp;nbsp;assigned-clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART4_SRC&amp;gt;;&lt;BR /&gt;&amp;nbsp;assigned-clock-parents = &amp;lt;&amp;amp;clk IMX8MM_SYS_PLL1_80M&amp;gt;;&lt;BR /&gt;&amp;nbsp;status = "okay";&lt;BR /&gt;};&lt;/DIV&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I boot the kernel crashes with a panic.&lt;/P&gt;&lt;P&gt;If I go back and set status = "disabled" it boots but no UART4.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I suspect I missed some clock enable or something but I can't figure out what.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;any help?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 01 Oct 2019 14:07:21 GMT</pubDate>
    <dc:creator>davidvescovi</dc:creator>
    <dc:date>2019-10-01T14:07:21Z</dc:date>
    <item>
      <title>IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935322#M140101</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have been trying to enable UART4 on our iMX8m Mini board.&lt;/P&gt;&lt;P&gt;I have read all the docs and reviewed other post concerning UART4 on the mini.&lt;/P&gt;&lt;P&gt;None help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to pin mux pad B8 and E6 which in the standard configuration are:&lt;/P&gt;&lt;P&gt;ECSPI2_MOSI and ECSPI2_SCLK to be used as UART4 TX and RX.&lt;/P&gt;&lt;P&gt;This looks like a valid configuration from all I have read.&lt;/P&gt;&lt;P&gt;I see the fsl-imx8mm.dtsi the following for UART4:&lt;/P&gt;&lt;P&gt;&amp;nbsp;uart4: serial@30a60000 {&lt;BR /&gt;&amp;nbsp;&amp;nbsp;compatible = "fsl,imx8mq-uart",&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; "fsl,imx6q-uart", "fsl,imx21-uart";&lt;BR /&gt;&amp;nbsp;&amp;nbsp;reg = &amp;lt;0x0 0x30a60000 0x0 0x10000&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;interrupts = &amp;lt;GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART4_ROOT&amp;gt;,&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;lt;&amp;amp;clk IMX8MM_CLK_UART4_ROOT&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;clock-names = "ipg", "per";&lt;BR /&gt;&amp;nbsp;&amp;nbsp;dmas = &amp;lt;&amp;amp;sdma1 28 4 0&amp;gt;, &amp;lt;&amp;amp;sdma1 29 4 0&amp;gt;;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;dma-names = "rx", "tx";&lt;BR /&gt;&amp;nbsp;&amp;nbsp;status = "disabled";&lt;BR /&gt;&amp;nbsp;};&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The compatible line seems to be in error so I changed it to:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;compatible = "fsl,imx8mm-uart",&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; "fsl,imx6q-uart", "fsl,imx21-uart";&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I then added the following to the &amp;amp;iomuxc in my .dts file:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;pinctrl_uart4: uart4grp {&lt;BR /&gt;&amp;nbsp;fsl,pins = &amp;lt;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x00000116&lt;BR /&gt;&amp;nbsp;&amp;nbsp;MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x00000116&lt;BR /&gt;&amp;nbsp;&amp;gt;;&lt;BR /&gt;};&lt;/P&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;amp;uart4 {&lt;BR /&gt;&amp;nbsp;pinctrl-names = "default";&lt;BR /&gt;&amp;nbsp;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart4&amp;gt;;&lt;BR /&gt;&amp;nbsp;assigned-clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART4_SRC&amp;gt;;&lt;BR /&gt;&amp;nbsp;assigned-clock-parents = &amp;lt;&amp;amp;clk IMX8MM_SYS_PLL1_80M&amp;gt;;&lt;BR /&gt;&amp;nbsp;status = "okay";&lt;BR /&gt;};&lt;/DIV&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I boot the kernel crashes with a panic.&lt;/P&gt;&lt;P&gt;If I go back and set status = "disabled" it boots but no UART4.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I suspect I missed some clock enable or something but I can't figure out what.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;any help?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Oct 2019 14:07:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935322#M140101</guid>
      <dc:creator>davidvescovi</dc:creator>
      <dc:date>2019-10-01T14:07:21Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935323#M140102</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you are trying to route the UART trought the ECSPI2 pin please modify the&amp;nbsp;MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX from&amp;nbsp;&amp;nbsp;0x00000116 to 0x00001916. Otherwise, I suggest you to rout the UART4 pin to their respective pin and should be configured as following:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX 0x00000116&lt;BR /&gt; MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX 0x00000116&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this information could help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diego.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Oct 2019 16:02:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935323#M140102</guid>
      <dc:creator>diegoadrian</dc:creator>
      <dc:date>2019-10-01T16:02:51Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935324#M140103</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;actually it does not help. UART4 is not allocated to any A53 domain. It is used for M4 debug. To use it with a53 there is a low level register at 303d0518 that needs to be reprogrammed. I can not for the life of me find out where this register is initially set.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Oct 2019 20:37:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935324#M140103</guid>
      <dc:creator>davidvescovi</dc:creator>
      <dc:date>2019-10-01T20:37:25Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935325#M140104</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The module in charge that is in charge of giving the resource domain for the peripherals between cores, is the RDC. If you go to the table 3-3 of the i.MX8MM reference manual, you will see that the UART4 is mapped on the RDC. In this case, the UART4 can be shared between the i.MX8MM cores.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diego.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Oct 2019 22:47:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935325#M140104</guid>
      <dc:creator>diegoadrian</dc:creator>
      <dc:date>2019-10-03T22:47:11Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935326#M140105</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I understand this and the 303d0518 is the RDC register that corrects the problem. changing it from 0xfc to 0xff maps it back to a53 cores to use. I just can't find where in the code it is initially set to 0xfc.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 04 Oct 2019 14:11:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935326#M140105</guid>
      <dc:creator>davidvescovi</dc:creator>
      <dc:date>2019-10-04T14:11:37Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935327#M140106</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You could try modifying the imx8mm_bl31_setup.c file.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is located in the following path:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;$ &amp;lt;your build directory&amp;gt;/tmp/work/imx8mmevk-poky-linux/imx-atf/2.0+gitAUTOINC+1cb68fa0a0-r0/git/plat/imx/imx8mm/imx8mm_bl31_setup.c.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You need to modify the line from.:&lt;/P&gt;&lt;P&gt;mmio_write_32(IMX_RDC_BASE + 0x518, 0xfc);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;to:&lt;/P&gt;&lt;P&gt;mmio_write_32(IMX_RDC_BASE + 0x518, 0xff);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This will give read and write access to the domain 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this could help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diego.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Oct 2019 18:32:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/935327#M140106</guid>
      <dc:creator>diegoadrian</dc:creator>
      <dc:date>2019-10-10T18:32:09Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/1212439#M167826</link>
      <description>&lt;P&gt;Hi, a number of questions here:&lt;/P&gt;&lt;P&gt;How do I get this change into my board ?&lt;/P&gt;&lt;P&gt;Is this file part of the u-boot (and if so, how do I get this into the u-boot configuration)&lt;/P&gt;&lt;P&gt;I 'think' I see this file in the imx-boot-tools in the Yocto deploy directory but I have no idea how to get this file recreated.&lt;/P&gt;&lt;P&gt;(and hence the version of u-boot and the flash-evk that is needed to download using the uuu tool)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Also, the file reference is considerably different to what is listed on this page.&lt;/P&gt;&lt;P&gt;The only reference to UART 4 in the bl31 file now looks like this:&lt;/P&gt;&lt;P&gt;static const struct imx_rdc_cfg rdc[] = {&lt;BR /&gt;/* Master domain assignment */&lt;BR /&gt;RDC_MDAn(RDC_MDA_M4, DID1),&lt;/P&gt;&lt;P&gt;/* peripherals domain permission */&lt;BR /&gt;// GrJo - 2021_01_12 - this is totally different to anything I can find on NXP forums or anywhere else on the web&lt;BR /&gt;// Taking a guess at what this needs to be (trying to enable UART4 gives a kernel oops)&lt;BR /&gt;// RDC_PDAPn(RDC_PDAP_UART4, D1R | D1W),&lt;BR /&gt;RDC_PDAPn(RDC_PDAP_UART4, D0R | D0W),&lt;BR /&gt;RDC_PDAPn(RDC_PDAP_UART2, D0R | D0W),&lt;/P&gt;&lt;P&gt;/* memory region */&lt;/P&gt;&lt;P&gt;/* Sentinel */&lt;BR /&gt;{0},&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;Is the change I made correct - if so Im guessing its that this file has not been update into the uboot build.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Also, on the assumption that I cant get the uart4 to work - can I still take control of these pins and manually bitbash them to do software serial.&lt;/P&gt;&lt;P&gt;Or will the uart4 H/W keep control of them - such that I cant do anything in my application ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Any help on this greatly appreciated.&lt;/P&gt;&lt;P&gt;Graeme&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 15 Jan 2021 15:07:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/1212439#M167826</guid>
      <dc:creator>Graeme1</dc:creator>
      <dc:date>2021-01-15T15:07:04Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/1253198#M171618</link>
      <description>&lt;P&gt;Hello all,&lt;/P&gt;&lt;P&gt;I'd like to enable the UART4 for the IMX8M Nano, but I've not found yet no RDC Register configuration file in my build enviromentor. If the solution is to change the&amp;nbsp;MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX register what would be it's the correct value?&lt;/P&gt;&lt;P&gt;Here's the changes I've made so far&lt;/P&gt;&lt;P&gt;In&amp;nbsp;&lt;STRONG&gt;arch/arm64/boot/dts/freescale/imx8mn-evk.dts&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;+ pinctrl_uart4: uart4grp {&lt;BR /&gt;+ fsl,pins = &amp;lt;&lt;BR /&gt;+ MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX 0x140&lt;BR /&gt;+ MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX 0x140&lt;BR /&gt;+ &amp;gt;;&lt;BR /&gt;+ };&lt;BR /&gt;+&lt;/P&gt;&lt;P&gt;-------&lt;/P&gt;&lt;P&gt;+&amp;amp;uart4 { /* RS232 */&lt;BR /&gt;+ pinctrl-names = "default";&lt;BR /&gt;+ pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart4&amp;gt;;&lt;BR /&gt;+ status = "okay";&lt;BR /&gt;+};&lt;BR /&gt;+&lt;/P&gt;&lt;P&gt;In&lt;STRONG&gt;arch/arm64/boot/dts/freescale/imx8mn.dtsi&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;+ uart4: serial@30a60000 {&lt;BR /&gt;+ compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";&lt;BR /&gt;+ reg = &amp;lt;0x30a60000 0x10000&amp;gt;;&lt;BR /&gt;+ interrupts = &amp;lt;GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH&amp;gt;;&lt;BR /&gt;+ clocks = &amp;lt;&amp;amp;clk IMX8MN_CLK_UART4_ROOT&amp;gt;,&lt;BR /&gt;+ &amp;lt;&amp;amp;clk IMX8MN_CLK_UART4_ROOT&amp;gt;;&lt;BR /&gt;+ clock-names = "ipg", "per";&lt;BR /&gt;+ status = "disabled";&lt;BR /&gt;+ };&lt;/P&gt;&lt;P&gt;Best regards, Thiago.&lt;/P&gt;</description>
      <pubDate>Sun, 28 Mar 2021 21:35:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/1253198#M171618</guid>
      <dc:creator>thiago_machado</dc:creator>
      <dc:date>2021-03-28T21:35:11Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mini UART4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/1255557#M171932</link>
      <description>&lt;P&gt;It is atf code.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please check the following link&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/imx8m-mini-uart4/m-p/1254290#M171800" target="_blank"&gt;Re: imx8m mini uart4 - NXP Community&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 01 Apr 2021 06:35:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mini-UART4/m-p/1255557#M171932</guid>
      <dc:creator>BiyongSUN</dc:creator>
      <dc:date>2021-04-01T06:35:57Z</dc:date>
    </item>
  </channel>
</rss>

