<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX6ULL CSI_MCLK in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-CSI-MCLK/m-p/931431#M139715</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Lothar&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check CSI_MCLK settings in imx6ull-14x14-evk.dts&lt;BR /&gt;&lt;A class="link-titled" href="https://source.codeaurora.org/external/imx/linux-imx/tree/arch/arm/boot/dts/imx6ull-14x14-evk.dts?h=imx_4.14.78_1.0.0_ga" title="https://source.codeaurora.org/external/imx/linux-imx/tree/arch/arm/boot/dts/imx6ull-14x14-evk.dts?h=imx_4.14.78_1.0.0_ga"&gt;imx6ull-14x14-evk.dts\dts\boot\arm\arch - linux-imx - i.MX Linux kernel&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;and test on i.MX6ULL EVK board with demo images from&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/design/i.mx-developer-resources/i.mx-software-and-development-tool:IMX-SW" title="https://www.nxp.com/design/i.mx-developer-resources/i.mx-software-and-development-tool:IMX-SW"&gt;i.MX Software | NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 01 Oct 2019 23:41:36 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-10-01T23:41:36Z</dc:date>
    <item>
      <title>i.MX6ULL CSI_MCLK</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-CSI-MCLK/m-p/931429#M139713</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have no clock output on the CSI_MCLK ball. The TRM states that the CSI module is not responsible for the clock output but that it's driven from the CCM directly.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I checked the following registers:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;SW_PAD_CTL_PAD_CSI_MCLK (0x20e_0460) -&amp;gt; 0x1b0b0&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt; &lt;SPAN class=""&gt;SW_MUX_CTL_PAD_CSI_MCLK&lt;/SPAN&gt; (0x20e_01d4) -&amp;gt; 0x0 (MUX is ALT 0)&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt; &lt;SPAN class=""&gt;CCM_CCGR2 (0x20c_4070) -&amp;gt; 0x0FFF_003C (csi_clk_enable, but I'm not sure if this is for the CSI module)&lt;/SPAN&gt; &lt;BR style="font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px;" /&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt; &lt;SPAN class=""&gt;CCM_CSCDR3&lt;/SPAN&gt; (0x20c_403C) -&amp;gt; 0x14041&amp;nbsp; (24MHz from osc_clk)&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;Are there some other registers in the CCM/IOMUX I need to set to output the 24MHz clock?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Oct 2019 11:43:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-CSI-MCLK/m-p/931429#M139713</guid>
      <dc:creator>lotharfelten</dc:creator>
      <dc:date>2019-10-01T11:43:56Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6ULL CSI_MCLK</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-CSI-MCLK/m-p/931430#M139714</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The pinmux tool recommends these settings:&lt;/P&gt;&lt;P&gt;&amp;nbsp; /* IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK register modification value */&lt;BR /&gt;&amp;nbsp; IOMUXC_BASE_PTR-&amp;gt;SW_MUX_CTL_PAD[100U] = 0U;&lt;BR /&gt;&amp;nbsp; /* IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK register modification value */&lt;BR /&gt;&amp;nbsp; IOMUXC_BASE_PTR-&amp;gt;SW_PAD_CTL_PAD[100] = &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IOMUXC_SW_PAD_CTL_PAD_DSE(6U) |&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IOMUXC_SW_PAD_CTL_PAD_SPEED(2U) |&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IOMUXC_SW_PAD_CTL_PAD_PKE_MASK;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But there is no clock. I assume it's still gated somewhere.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Oct 2019 14:17:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-CSI-MCLK/m-p/931430#M139714</guid>
      <dc:creator>lotharfelten</dc:creator>
      <dc:date>2019-10-01T14:17:31Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6ULL CSI_MCLK</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-CSI-MCLK/m-p/931431#M139715</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Lothar&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check CSI_MCLK settings in imx6ull-14x14-evk.dts&lt;BR /&gt;&lt;A class="link-titled" href="https://source.codeaurora.org/external/imx/linux-imx/tree/arch/arm/boot/dts/imx6ull-14x14-evk.dts?h=imx_4.14.78_1.0.0_ga" title="https://source.codeaurora.org/external/imx/linux-imx/tree/arch/arm/boot/dts/imx6ull-14x14-evk.dts?h=imx_4.14.78_1.0.0_ga"&gt;imx6ull-14x14-evk.dts\dts\boot\arm\arch - linux-imx - i.MX Linux kernel&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;and test on i.MX6ULL EVK board with demo images from&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/design/i.mx-developer-resources/i.mx-software-and-development-tool:IMX-SW" title="https://www.nxp.com/design/i.mx-developer-resources/i.mx-software-and-development-tool:IMX-SW"&gt;i.MX Software | NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Oct 2019 23:41:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-CSI-MCLK/m-p/931431#M139715</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-10-01T23:41:36Z</dc:date>
    </item>
  </channel>
</rss>

