<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピック flexspi memory map for M4 on iMX8-mini</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/flexspi-memory-map-for-M4-on-iMX8-mini/m-p/929735#M139496</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; I need to use the flexspi to talk to an FPGA from the M4.&amp;nbsp; Currently I'm use the NXP dev board to prototype this by having the M4 read/write data to the connected flash.&amp;nbsp; &amp;nbsp;From linux, I've written some data the the raw device /dev/mtd0 and can read it back with dd to verify it is correct.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; Now I just want to memcpy that data and print it on the M4's console; however, it is unclear what the physical address of the flash is.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;There is this info the RM:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;10.2.4.10 Flash access by AHB Command&lt;BR /&gt;Flash could be accessed by AHB bus directly on AHB address space:0~0x10000000.&lt;BR /&gt;This address space is mapped to Serial Flash Memory in FlexSPI. AHB bus access to this&lt;BR /&gt;address space may trigger Flash access command sequence as needed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The wording this is odd since it sounds like I could access the flash at address 0.&amp;nbsp; &amp;nbsp;This seems unlikely but I tried reading from address 0 but that data was not what was expected.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This table looked promising:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2.1.3 Cortex-M4 Memory Map&lt;/P&gt;&lt;P&gt;Start Address&amp;nbsp; &amp;nbsp; End Address&amp;nbsp; &amp;nbsp; Region&amp;nbsp; &amp;nbsp;Size&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Allocation&lt;BR /&gt;C000_0000&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;CFFF_FFFF&amp;nbsp; &amp;nbsp; &amp;nbsp;FLASH&amp;nbsp; &amp;nbsp;256MB&amp;nbsp; &amp;nbsp;QSPI&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Not my data at that address either,&amp;nbsp; This table has a mapping for QSPI r/w buffers but this is not for AHB which is what I want to use.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Anyone know the address from the M4 to access the flash of flexspi??&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks,&lt;/P&gt;&lt;P&gt;jeff&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 30 Jul 2019 22:25:46 GMT</pubDate>
    <dc:creator>jeff_hane</dc:creator>
    <dc:date>2019-07-30T22:25:46Z</dc:date>
    <item>
      <title>flexspi memory map for M4 on iMX8-mini</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/flexspi-memory-map-for-M4-on-iMX8-mini/m-p/929735#M139496</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; I need to use the flexspi to talk to an FPGA from the M4.&amp;nbsp; Currently I'm use the NXP dev board to prototype this by having the M4 read/write data to the connected flash.&amp;nbsp; &amp;nbsp;From linux, I've written some data the the raw device /dev/mtd0 and can read it back with dd to verify it is correct.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; Now I just want to memcpy that data and print it on the M4's console; however, it is unclear what the physical address of the flash is.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;There is this info the RM:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;10.2.4.10 Flash access by AHB Command&lt;BR /&gt;Flash could be accessed by AHB bus directly on AHB address space:0~0x10000000.&lt;BR /&gt;This address space is mapped to Serial Flash Memory in FlexSPI. AHB bus access to this&lt;BR /&gt;address space may trigger Flash access command sequence as needed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The wording this is odd since it sounds like I could access the flash at address 0.&amp;nbsp; &amp;nbsp;This seems unlikely but I tried reading from address 0 but that data was not what was expected.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This table looked promising:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2.1.3 Cortex-M4 Memory Map&lt;/P&gt;&lt;P&gt;Start Address&amp;nbsp; &amp;nbsp; End Address&amp;nbsp; &amp;nbsp; Region&amp;nbsp; &amp;nbsp;Size&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Allocation&lt;BR /&gt;C000_0000&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;CFFF_FFFF&amp;nbsp; &amp;nbsp; &amp;nbsp;FLASH&amp;nbsp; &amp;nbsp;256MB&amp;nbsp; &amp;nbsp;QSPI&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Not my data at that address either,&amp;nbsp; This table has a mapping for QSPI r/w buffers but this is not for AHB which is what I want to use.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Anyone know the address from the M4 to access the flash of flexspi??&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks,&lt;/P&gt;&lt;P&gt;jeff&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Jul 2019 22:25:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/flexspi-memory-map-for-M4-on-iMX8-mini/m-p/929735#M139496</guid>
      <dc:creator>jeff_hane</dc:creator>
      <dc:date>2019-07-30T22:25:46Z</dc:date>
    </item>
    <item>
      <title>Re:  flexspi memory map for M4 on iMX8-mini</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/flexspi-memory-map-for-M4-on-iMX8-mini/m-p/929736#M139497</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jeff,&lt;/P&gt;&lt;P&gt;You could take a look to the following links for related information:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/475317"&gt;RT1050 FlexSPI&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-343777"&gt;i.MX 8M-Mini QSPI booting on EVK Rev C&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-343178"&gt;i.MX8 Boot process and creating a bootable image&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-343104"&gt;https://community.nxp.com/docs/DOC-343104&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Hope this will be useful for you.&lt;/P&gt;&lt;P&gt;Best regards!&lt;/P&gt;&lt;P&gt;/Carlos&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Aug 2019 22:56:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/flexspi-memory-map-for-M4-on-iMX8-mini/m-p/929736#M139497</guid>
      <dc:creator>CarlosCasillas</dc:creator>
      <dc:date>2019-08-09T22:56:14Z</dc:date>
    </item>
    <item>
      <title>Re:  flexspi memory map for M4 on iMX8-mini</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/flexspi-memory-map-for-M4-on-iMX8-mini/m-p/929737#M139498</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Carlos,&lt;/P&gt;&lt;P&gt;&amp;nbsp;Thanks for the response but I didn't see anything helpful in these post.&amp;nbsp; &amp;nbsp;I eventually just tried the same address that the RM said is for the A53 and it work.&amp;nbsp; So I don't really understand what the memory map table for the M4 is for.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;jeff&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Aug 2019 17:52:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/flexspi-memory-map-for-M4-on-iMX8-mini/m-p/929737#M139498</guid>
      <dc:creator>jeff_hane</dc:creator>
      <dc:date>2019-08-15T17:52:56Z</dc:date>
    </item>
  </channel>
</rss>

