<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.mx6 lvds abnormal in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920116#M138351</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We use i.mx6 core board and we found the lcd display will sometimes abnormal when we reboot the core board.&amp;nbsp; We checked the lvds clk signal and found the lvds clock signal no output when display abnormal.&lt;/P&gt;&lt;P&gt;We found a document from NXP website. EB821.&amp;nbsp; After checked the document, we think it is most like the problem we met.&amp;nbsp; But after we checked the software and found we already had this patch in the Linux kennel. and we still have this problem..&amp;nbsp;&lt;/P&gt;&lt;P&gt;The problem happened when system just enter Linux. Normally lvds will output correct signal and display will normal too. When issue happed, lvds will no output and display will abnormal.&lt;/P&gt;&lt;P&gt;Can you help on this?&amp;nbsp; Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Jane Xu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 15 Jul 2019 07:54:10 GMT</pubDate>
    <dc:creator>janexu</dc:creator>
    <dc:date>2019-07-15T07:54:10Z</dc:date>
    <item>
      <title>i.mx6 lvds abnormal</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920116#M138351</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We use i.mx6 core board and we found the lcd display will sometimes abnormal when we reboot the core board.&amp;nbsp; We checked the lvds clk signal and found the lvds clock signal no output when display abnormal.&lt;/P&gt;&lt;P&gt;We found a document from NXP website. EB821.&amp;nbsp; After checked the document, we think it is most like the problem we met.&amp;nbsp; But after we checked the software and found we already had this patch in the Linux kennel. and we still have this problem..&amp;nbsp;&lt;/P&gt;&lt;P&gt;The problem happened when system just enter Linux. Normally lvds will output correct signal and display will normal too. When issue happed, lvds will no output and display will abnormal.&lt;/P&gt;&lt;P&gt;Can you help on this?&amp;nbsp; Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Jane Xu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 15 Jul 2019 07:54:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920116#M138351</guid>
      <dc:creator>janexu</dc:creator>
      <dc:date>2019-07-15T07:54:10Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6 lvds abnormal</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920117#M138352</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jane&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;if patches are already integrated, reason may be that all board power is&lt;/P&gt;&lt;P&gt;not shortly removed as it is done in i.MX6Q Sabre SD schematic spf-27392 p.21&lt;/P&gt;&lt;P&gt;(U507, pmic pwron). Without such solution there may be various issues during reboot.&lt;/P&gt;&lt;P&gt;iMX6Q-SABRE-SDB-DESIGNFILES&lt;/P&gt;&lt;H3 class=""&gt;&lt;A class="" data-dtmaction="Documents and Software Results - Software Link click" data-dtmsubaction="Design files, including hardware schematics, Gerbers, and OrCAD files for i.MX 6Quad (i.MX 6Dual emulation)" href="https://www.nxp.com/webapp/Download?colCode=iMX6Q-SABRE-SDB-DESIGNFILES&amp;amp;appType=license"&gt;Design files, including hardware schematics, Gerbers, and OrCAD files for i.MX 6Quad (i.MX 6Dual emulation)&lt;/A&gt;&lt;/H3&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 15 Jul 2019 10:47:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920117#M138352</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-07-15T10:47:37Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6 lvds abnormal</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920118#M138353</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks. I checked the core board design, the RESET signal didn't connect to PMIC reset but connected to i.mx6 reset. so we didn't implement this solution.&amp;nbsp;&lt;/P&gt;&lt;P&gt;We found if we press RESET signal 5s and then reboot. The issue will not happen, do you know why?&amp;nbsp;&lt;/P&gt;&lt;P&gt;As the core board was purchased from other supplier, we cannot change it and also we don't have enough time to change a new core board. so We plan to add a instruction in the user manual and tell the customer how to fix issue. We want to make sure if press RESET signal 5s can solve this issue.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Jane Xu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 16 Jul 2019 02:23:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920118#M138353</guid>
      <dc:creator>janexu</dc:creator>
      <dc:date>2019-07-16T02:23:37Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6 lvds abnormal</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920119#M138354</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jane&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt;We found if we press RESET signal 5s and then reboot. The issue will not happen, do you know why?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;probably before boot, power supplies had not fully discharged as it should be&lt;/P&gt;&lt;P&gt;according to power-up sequence.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 16 Jul 2019 05:29:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920119#M138354</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-07-16T05:29:22Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6 lvds abnormal</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920120#M138355</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do you have more information about the RESET signal that describe why it need to connect to PMIC pwron signal?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Jane Xu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 22 Jul 2019 06:16:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-lvds-abnormal/m-p/920120#M138355</guid>
      <dc:creator>janexu</dc:creator>
      <dc:date>2019-07-22T06:16:13Z</dc:date>
    </item>
  </channel>
</rss>

