<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.MX8M simulation data in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-simulation-data/m-p/916426#M137952</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Customer would like to have below data for i.MX8M LPDDR4 simulation.&lt;/P&gt;&lt;P&gt;1, Controller side CA/CS/DQ drive strength value?&lt;BR /&gt;2, DRAM side DQ drive strength value?&lt;BR /&gt;3, DRAM side CA/CS/DQ ODT value?&lt;BR /&gt;4, Controller side DQ ODT value?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 28 Aug 2019 14:34:53 GMT</pubDate>
    <dc:creator>m_c</dc:creator>
    <dc:date>2019-08-28T14:34:53Z</dc:date>
    <item>
      <title>i.MX8M simulation data</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-simulation-data/m-p/916426#M137952</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Customer would like to have below data for i.MX8M LPDDR4 simulation.&lt;/P&gt;&lt;P&gt;1, Controller side CA/CS/DQ drive strength value?&lt;BR /&gt;2, DRAM side DQ drive strength value?&lt;BR /&gt;3, DRAM side CA/CS/DQ ODT value?&lt;BR /&gt;4, Controller side DQ ODT value?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Aug 2019 14:34:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-simulation-data/m-p/916426#M137952</guid>
      <dc:creator>m_c</dc:creator>
      <dc:date>2019-08-28T14:34:53Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8M simulation data</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-simulation-data/m-p/916427#M137953</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; use IBIS models of the i.MX8M and LPDDR4 part.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;A class="link-titled" href="https://www.nxp.com/webapp/Download?colCode=IMX8MQ-IBIS" title="https://www.nxp.com/webapp/Download?colCode=IMX8MQ-IBIS"&gt;https://www.nxp.com/webapp/Download?colCode=IMX8MQ-IBIS&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;-------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note:&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Aug 2019 07:34:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-simulation-data/m-p/916427#M137953</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2019-08-29T07:34:12Z</dc:date>
    </item>
  </channel>
</rss>

