<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックi.MX8MM ECSPI SS as GPIO</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MM-ECSPI-SS-as-GPIO/m-p/910124#M137117</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;As on the i.MX8MM only SS0 is routed out externally, I wonder how many SS can be realized with GPIO per ecspi bus?&lt;/P&gt;&lt;P&gt;As there are 4 SS internally intended I suspect it should be save to use 4 chip selects also as GPIOs then. Is this correct?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 11 Sep 2019 08:09:56 GMT</pubDate>
    <dc:creator>t_remmet</dc:creator>
    <dc:date>2019-09-11T08:09:56Z</dc:date>
    <item>
      <title>i.MX8MM ECSPI SS as GPIO</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MM-ECSPI-SS-as-GPIO/m-p/910124#M137117</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;As on the i.MX8MM only SS0 is routed out externally, I wonder how many SS can be realized with GPIO per ecspi bus?&lt;/P&gt;&lt;P&gt;As there are 4 SS internally intended I suspect it should be save to use 4 chip selects also as GPIOs then. Is this correct?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 11 Sep 2019 08:09:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8MM-ECSPI-SS-as-GPIO/m-p/910124#M137117</guid>
      <dc:creator>t_remmet</dc:creator>
      <dc:date>2019-09-11T08:09:56Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8MM ECSPI SS as GPIO</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MM-ECSPI-SS-as-GPIO/m-p/910125#M137118</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you are willing to use the chip select with GPIOs. Theoretically, there is no limit. You just need to modify the ECSPI driver, since is configured in our BSP to use the SS0 for the ECSPI2.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this information could help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Diego.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 11 Sep 2019 22:59:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8MM-ECSPI-SS-as-GPIO/m-p/910125#M137118</guid>
      <dc:creator>diegoadrian</dc:creator>
      <dc:date>2019-09-11T22:59:43Z</dc:date>
    </item>
  </channel>
</rss>

