<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: iMX6ull ethernet problem  in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909563#M137038</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi 国承 张&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check enet clock with oscilloscope and debug it in function&lt;/P&gt;&lt;P&gt;setup_fec(int fec_id) paying attention to clock direction set by IOMUX_GPR1&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://source.codeaurora.org/external/imx/uboot-imx/tree/board/freescale/mx6ullevk/mx6ullevk.c?h=imx_v2018.03_4.14.98_2.1.0" title="https://source.codeaurora.org/external/imx/uboot-imx/tree/board/freescale/mx6ullevk/mx6ullevk.c?h=imx_v2018.03_4.14.98_2.1.0"&gt;mx6ullevk.c\mx6ullevk\freescale\board - uboot-imx - i.MX U-Boot&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 27 Aug 2019 23:31:19 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-08-27T23:31:19Z</dc:date>
    <item>
      <title>iMX6ull ethernet problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909562#M137037</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi, all:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;the phy chip for our board is KSZ8081RNBIA1913A3M, now after kernel is loaded, the network is not working.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/81342iBCD6CF8A58DA25E9/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_4.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/81343i9F7241DF6E02AC8C/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_4.png" alt="pastedImage_4.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_5.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/81530i65401A0F74164FFC/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_5.png" alt="pastedImage_5.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_6.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/81573i9E7E7EB1156C8A5B/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_6.png" alt="pastedImage_6.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;the host (192.168.8.5) is my pc's address.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Aug 2019 09:45:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909562#M137037</guid>
      <dc:creator>guochgz</dc:creator>
      <dc:date>2019-08-27T09:45:19Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6ull ethernet problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909563#M137038</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi 国承 张&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check enet clock with oscilloscope and debug it in function&lt;/P&gt;&lt;P&gt;setup_fec(int fec_id) paying attention to clock direction set by IOMUX_GPR1&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://source.codeaurora.org/external/imx/uboot-imx/tree/board/freescale/mx6ullevk/mx6ullevk.c?h=imx_v2018.03_4.14.98_2.1.0" title="https://source.codeaurora.org/external/imx/uboot-imx/tree/board/freescale/mx6ullevk/mx6ullevk.c?h=imx_v2018.03_4.14.98_2.1.0"&gt;mx6ullevk.c\mx6ullevk\freescale\board - uboot-imx - i.MX U-Boot&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Aug 2019 23:31:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909563#M137038</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-08-27T23:31:19Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6ull ethernet problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909564#M137039</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;thanks igor.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;our baseline is L4.1.15&lt;/P&gt;&lt;P&gt;on my board, I have check that ENET1_TX_CLK is 50Mhz, and ENET1_nRST is low.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and in the file uboot/include/configs/imx6ullevk.h, I have change the CONFIG_FEC_ENET_DEV from 1 to 0. because on my board, there is only one phy for ENET1.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and after set env in uboot, this is no mii info on my board.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/81945i2745D9BE552BF23F/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/81975iDF3A4ACD869DA2BE/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;and when I ping the host connected my board, the uboot reset...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_3.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82029iA846B36EB034FD5F/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;in kernel. I have do some follow changes:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_4.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/81982i445F5F762B89EE17/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_4.png" alt="pastedImage_4.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_5.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82880i6DA10F5B83C93F8A/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_5.png" alt="pastedImage_5.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_7.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82278iCC8FAD59F1405E59/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_7.png" alt="pastedImage_7.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_8.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82535iC93F3BBE99BB7363/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_8.png" alt="pastedImage_8.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;and the left led of the RJ45 port is off status.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;is there any other suggestions?&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Aug 2019 09:01:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909564#M137039</guid>
      <dc:creator>guochgz</dc:creator>
      <dc:date>2019-08-28T09:01:59Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6ull ethernet problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909565#M137040</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;so had you checked enet clock with oscilloscope, is it present?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Aug 2019 10:38:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909565#M137040</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-08-28T10:38:09Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6ull ethernet problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909566#M137041</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;yes, I have checked.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have add some log in my baseline L4.1.15, found that phydev-&amp;gt;phy_id is zero, does this means the phy chip is not work ?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;fec 2188000.ethernet (unnamed net_device) (uninitialized): Invalid MAC address: 00:00:00:00:00:00&lt;BR /&gt;fec 2188000.ethernet (unnamed net_device) (uninitialized): Using random MAC address: 66:14:2a:50:c3:1a&lt;BR /&gt;Neil.zhang added here, before of_mdiobus_register&lt;BR /&gt;libphy: Neil.zhang added here, mido_register begin...&lt;BR /&gt;libphy: fec_enet_mii_bus: probed&lt;BR /&gt;libphy: Neil.zhang added here, phy_device_register&lt;BR /&gt;libphy: Neil.zhang added here, phy_scan_fixups&lt;BR /&gt;libphy: Neil.zhang added here, phy_uid = 221560, uid_mask = ffffffff&lt;BR /&gt;libphy: Neil.zhang added here, phy_id is 0, uid = 221560, uid_mask = ffffffff&lt;BR /&gt;libphy: Neil.zhang added here, phy_needs_fixup ret false, phy_uid = 221560, uid_mask = ffffffff&lt;BR /&gt;libphy: Neil.zhang added here, phy_uid = 221561, uid_mask = ffffffff&lt;BR /&gt;&lt;SPAN style="color: #ff0000;"&gt;libphy: Neil.zhang added here, phy_id is 0, uid = 221561, uid_mask = ffffffff&lt;/SPAN&gt;&lt;BR /&gt;libphy: Neil.zhang added here, phy_needs_fixup ret false, phy_uid = 221561, uid_mask = ffffffff&lt;BR /&gt;Neil.zhang added here, phy_device_register ret zero&lt;BR /&gt;mdio_bus 2188000.ethernet: registered phy ethernet-phy at address 2&lt;BR /&gt;libphy: Neil.zhang added here, phy_device_register&lt;BR /&gt;libphy: Neil.zhang added here, phy_scan_fixups&lt;BR /&gt;libphy: Neil.zhang added here, phy_uid = 221560, uid_mask = ffffffff&lt;BR /&gt;&lt;SPAN style="color: #ff0000;"&gt;libphy: Neil.zhang added here, phy_id is 0, uid = 221560, uid_mask = ffffffff&lt;/SPAN&gt;&lt;BR /&gt;libphy: Neil.zhang added here, phy_needs_fixup ret false, phy_uid = 221560, uid_mask = ffffffff&lt;BR /&gt;libphy: Neil.zhang added here, phy_uid = 221561, uid_mask = ffffffff&lt;BR /&gt;libphy: Neil.zhang added here, phy_id is 0, uid = 221561, uid_mask = ffffffff&lt;BR /&gt;libphy: Neil.zhang added here, phy_needs_fixup ret false, phy_uid = 221561, uid_mask = ffffffff&lt;BR /&gt;Neil.zhang added here, phy_device_register ret zero&lt;BR /&gt;mdio_bus 2188000.ethernet: registered phy ethernet-phy at address 1&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000;"&gt;another question ? what about you mean that check IOMUXC_GPR, I have no idea about that.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_7.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82230iF5EF3158B72BB43A/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_7.png" alt="pastedImage_7.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000;"&gt;for full dmesg log, please refer to attachment.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000;"&gt;edit 2st:&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82423i79A67BABB4CB53F5/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Aug 2019 00:05:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909566#M137041</guid>
      <dc:creator>guochgz</dc:creator>
      <dc:date>2019-08-29T00:05:16Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6ull ethernet problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909567#M137042</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, igor.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;In my boards, We have checked that, our MDIO/MDC pins to change to ENET2_RX_DATA0/1, and RST pin changes to CSI_HSYNC(F3). INT pin keep the same, linked to the SNVS_TAMPER5.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/87720i275CB099A5445E1A/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/87755i9AA9FB0C1A110565/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;after above changes, we got log like this:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;libphy: Neil.zhang added here, addr = 2, phy_id = ffffffff&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_3.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/87792iD5B09EF186A72990/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;it seems that the KSZ8081 chip is not working or mdio dts configure err?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;edit2:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;add some info that in uboot env.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Display: TFT43AB (480x272)&lt;BR /&gt;Video: 480x272x24&lt;BR /&gt;In: serial&lt;BR /&gt;Out: serial&lt;BR /&gt;Err: serial&lt;BR /&gt;Net: FEC0&lt;BR /&gt;Error: FEC0 address not set.&lt;/P&gt;&lt;P&gt;Normal Boot&lt;BR /&gt;Hit any key to stop autoboot: 0 &lt;BR /&gt;=&amp;gt; mii info&lt;BR /&gt;PHY 0x02: OUI = 0x0885, Model = 0x16, Rev = 0x01, 100baseT, FDX&lt;BR /&gt;=&amp;gt; mdio read 0x1&lt;BR /&gt;Reading from bus FEC0&lt;BR /&gt;PHY at address 0:&lt;BR /&gt;1 - 0xffff&lt;BR /&gt;=&amp;gt; mdio read 0x2&lt;BR /&gt;Reading from bus FEC0&lt;BR /&gt;PHY at address 0:&lt;BR /&gt;2 - 0xffff&lt;BR /&gt;=&amp;gt; mdio read 0x3&lt;BR /&gt;Reading from bus FEC0&lt;BR /&gt;PHY at address 0:&lt;BR /&gt;3 - 0xffff&lt;BR /&gt;=&amp;gt; mdio&lt;BR /&gt;mdio - MDIO utility commands&lt;/P&gt;&lt;P&gt;Usage:&lt;BR /&gt;mdio list - List MDIO buses&lt;BR /&gt;mdio read &amp;lt;phydev&amp;gt; [&amp;lt;devad&amp;gt;.]&amp;lt;reg&amp;gt; - read PHY's register at &amp;lt;devad&amp;gt;.&amp;lt;reg&amp;gt;&lt;BR /&gt;mdio write &amp;lt;phydev&amp;gt; [&amp;lt;devad&amp;gt;.]&amp;lt;reg&amp;gt; &amp;lt;data&amp;gt; - write PHY's register at &amp;lt;devad&amp;gt;.&amp;lt;reg&amp;gt;&lt;BR /&gt;mdio rx &amp;lt;phydev&amp;gt; [&amp;lt;devad&amp;gt;.]&amp;lt;reg&amp;gt; - read PHY's extended register at &amp;lt;devad&amp;gt;.&amp;lt;reg&amp;gt;&lt;BR /&gt;mdio wx &amp;lt;phydev&amp;gt; [&amp;lt;devad&amp;gt;.]&amp;lt;reg&amp;gt; &amp;lt;data&amp;gt; - write PHY's extended register at &amp;lt;devad&amp;gt;.&amp;lt;reg&amp;gt;&lt;BR /&gt;&amp;lt;phydev&amp;gt; may be:&lt;BR /&gt; &amp;lt;busname&amp;gt; &amp;lt;addr&amp;gt;&lt;BR /&gt; &amp;lt;addr&amp;gt;&lt;BR /&gt; &amp;lt;eth name&amp;gt;&lt;BR /&gt;&amp;lt;addr&amp;gt; &amp;lt;devad&amp;gt;, and &amp;lt;reg&amp;gt; may be ranges, e.g. 1-5.4-0x1f.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 02 Sep 2019 08:46:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ull-ethernet-problem/m-p/909567#M137042</guid>
      <dc:creator>guochgz</dc:creator>
      <dc:date>2019-09-02T08:46:04Z</dc:date>
    </item>
  </channel>
</rss>

