<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックDisable MMU</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Disable-MMU/m-p/902763#M136205</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, everyone, recently I tried to change physical memory address's value on my i.MX 28 EVK(with OpenWrt operating system) but kept failing.&lt;/P&gt;&lt;P&gt;I found that their is a "MMU" in arm926ej-s so that value were not actually write into the physical memory, so I want to disable it. According to ARM offical DOC:"To disable the MMU, clear bit 0 in CP15 c1."&amp;nbsp;&lt;/P&gt;&lt;P&gt;I use&amp;nbsp;OpenOCD and run "arm mrc 0 0 0 0",but only get a strange number and MMU didn't disable.&lt;/P&gt;&lt;P&gt;Any advisory can be given?&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 21 May 2019 08:38:25 GMT</pubDate>
    <dc:creator>1405872605</dc:creator>
    <dc:date>2019-05-21T08:38:25Z</dc:date>
    <item>
      <title>Disable MMU</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Disable-MMU/m-p/902763#M136205</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, everyone, recently I tried to change physical memory address's value on my i.MX 28 EVK(with OpenWrt operating system) but kept failing.&lt;/P&gt;&lt;P&gt;I found that their is a "MMU" in arm926ej-s so that value were not actually write into the physical memory, so I want to disable it. According to ARM offical DOC:"To disable the MMU, clear bit 0 in CP15 c1."&amp;nbsp;&lt;/P&gt;&lt;P&gt;I use&amp;nbsp;OpenOCD and run "arm mrc 0 0 0 0",but only get a strange number and MMU didn't disable.&lt;/P&gt;&lt;P&gt;Any advisory can be given?&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 May 2019 08:38:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Disable-MMU/m-p/902763#M136205</guid>
      <dc:creator>1405872605</dc:creator>
      <dc:date>2019-05-21T08:38:25Z</dc:date>
    </item>
    <item>
      <title>Re: Disable MMU</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Disable-MMU/m-p/902764#M136206</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jack&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;for examples with disabled mmu one can look at i.MX28 OBDS baremetal tests&lt;/P&gt;&lt;H3 class=""&gt;&lt;A data-dtmaction="Documents and Software Results - Software Link click" data-dtmsubaction="On-Board Diagnostic Suit for the i.MX28" href="https://www.nxp.com/webapp/sps/download/license.jsp?colCode=IMX_OBDS"&gt;On-Board Diagnostic Suit for the i.MX28&lt;/A&gt;&lt;SUP&gt; &lt;/SUP&gt;&lt;/H3&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 May 2019 23:27:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Disable-MMU/m-p/902764#M136206</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-05-21T23:27:38Z</dc:date>
    </item>
  </channel>
</rss>

